mail

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



ne<mark>x</mark>peria

Important notice

Dear Customer,

On 7 February 2017 the former NXP Standard Product business became a new company with the tradename **Nexperia**. Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS semiconductors with its focus on the automotive, industrial, computing, consumer and wearable application markets

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Instead of <u>http://www.nxp.com</u>, <u>http://www.philips.com/</u> or <u>http://www.semiconductors.philips.com/</u>, use <u>http://www.nexperia.com</u>

Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use **salesaddresses@nexperia.com** (email)

Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on the version, as shown below:

- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights reserved

Should be replaced with:

- © Nexperia B.V. (year). All rights reserved.

If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or telephone (details via **salesaddresses@nexperia.com**). Thank you for your cooperation and understanding,

Kind regards,

Team Nexperia

8-bit dual supply translating transceiver; 3-state Rev. 3 — 12 December 2011 Pro

Product data sheet

General description 1.

The 74LVC8T245; 74LVCH8T245 are 8-bit dual supply translating transceivers with 3-state outputs that enable bidirectional level translation. They feature two data input-output ports (pins An and Bn), a direction control input (DIR), an output enable input (OE) and dual supply pins ($V_{CC(A)}$ and $V_{CC(B)}$). Both $V_{CC(A)}$ and $V_{CC(B)}$ can be supplied at any voltage between 1.2 V and 5.5 V making the device suitable for translating between any of the low voltage nodes (1.2 V, 1.5 V, 1.8 V, 2.5 V, 3.3 V and 5.0 V). Pins An, OE and DIR are referenced to V_{CC(A)} and pins Bn are referenced to V_{CC(B)}. A HIGH on DIR allows transmission from An to Bn and a LOW on DIR allows transmission from Bn to An. The output enable input (OE) can be used to disable the outputs so the buses are effectively isolated.

The devices are fully specified for partial power-down applications using I_{OFF}. The I_{OFF} circuitry disables the output, preventing any damaging backflow current through the device when it is powered down. In suspend mode when either $V_{CC(A)}$ or $V_{CC(B)}$ are at GND level, both A port and B port are in the high-impedance OFF-state.

Active bus hold circuitry in the 74LVCH8T245 holds unused or floating data inputs at a valid logic level.

2. Features and benefits

- Wide supply voltage range:
 - V_{CC(A)}: 1.2 V to 5.5 V
 - V_{CC(B)}: 1.2 V to 5.5 V
- High noise immunity
- Complies with JEDEC standards:
 - JESD8-7 (1.2 V to 1.95 V)
 - JESD8-5 (1.8 V to 2.7 V)
 - JESD8C (2.7 V to 3.6 V)
 - JESD36 (4.5 V to 5.5 V)
- ESD protection:
 - HBM JESD22-A114F Class 3A exceeds 4000 V
 - MM JESD22-A115-B exceeds 200 V
 - CDM JESD22-C101E exceeds 1000 V
- Maximum data rates:
 - 420 Mbps (3.3 V to 5.0 V translation)
 - 210 Mbps (translate to 3.3 V))
 - 140 Mbps (translate to 2.5 V)
 - 75 Mbps (translate to 1.8 V)



8-bit dual supply translating transceiver; 3-state


- ◆ 60 Mbps (translate to 1.5 V)
- Suspend mode
- Latch-up performance exceeds 100 mA per JESD 78B Class II
- ± 24 mA output drive (V_{CC} = 3.0 V)
- Inputs accept voltages up to 5.5 V
- Low power consumption: 30 μA maximum I_{CC}
- I_{OFF} circuitry provides partial Power-down mode operation
- Multiple package options
- Specified from -40 °C to +85 °C and -40 °C to +125 °C

3. Ordering information

Table 1. Ordering information


Type number	Package						
	Temperature range Name Description V						
74LVC8T245PW	–40 °C to +125 °C	TSSOP24	plastic thin shrink small outline package; 24 leads;	SOT355-1			
74LVCH8T245PW			body width 4.4 mm				
74LVC8T245BQ	–40 °C to +125 °C	DHVQFN24	F F	SOT815-1			
74LVCH8T245BQ	-		thin quad flat package; no leads; 24 terminals; body $3.5 \times 5.5 \times 0.85$ mm				

4. Functional diagram




74LVC8T245; 74LVCH8T245

8-bit dual supply translating transceiver; 3-state



5. Pinning information



5.1 Pinning

74LVC_LVCH8T245

8-bit dual supply translating transceiver; 3-state

5.2 Pin description

Table 2.	Pin description	
Symbol	Pin	Description
V _{CC(A)}	1	supply voltage A (An inputs/outputs, $\overline{\text{OE}}$ and DIR inputs are referenced to $V_{\text{CC}(A)})$
DIR	2	direction control
A1 to A8	3, 4, 5, 6, 7, 8, 9, 10	data input or output
GND ^[1]	11	ground (0 V)
GND ^[1]	12	ground (0 V)
GND ^[1]	13	ground (0 V)
B1 to B8	21, 20, 19, 18, 17, 16, 15, 14	data input or output
OE	22	output enable input (active LOW)
V _{CC(B)}	23	supply voltage B (Bn inputs/outputs are referenced to $V_{CC(B)})$
$V_{CC(B)}$	24	supply voltage B (Bn inputs/outputs are referenced to $V_{CC(B)})$

[1] All GND pins must be connected to ground (0 V).

6. Functional description

Table 3. Function table^[1]

Supply voltage	Input	Input I		Input/output ^[3]		
$V_{CC(A)}, V_{CC(B)}$	OE ^[2]	DIR ^[2]	An ^[2]	Bn ^[2]		
1.2 V to 5.5 V	L	L	An = Bn	input		
1.2 V to 5.5 V	L	Н	input	Bn = An		
1.2 V to 5.5 V	Н	Х	Z	Z		
GND ^[3]	Х	Х	Z	Z		

[1] H = HIGH voltage level; L = LOW voltage level; X = don't care; Z = high-impedance OFF-state.

[2] The An inputs/outputs, DIR and \overline{OE} input circuit is referenced to $V_{CC(A)}$; The Bn inputs/outputs circuit is referenced to $V_{CC(B)}$.

[3] If at least one of $V_{CC(A)}$ or $V_{CC(B)}$ is at GND level, the device goes into suspend mode.

7. Limiting values

Table 4.Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{CC(A)}$	supply voltage A		-0.5	+6.5	V
V _{CC(B)}	supply voltage B		-0.5	+6.5	V
I _{IK}	input clamping current	V ₁ < 0 V	-50	-	mA
VI	input voltage		<u>[1]</u> –0.5	+6.5	V
Ι _{ΟΚ}	output clamping current	V _O < 0 V	-50	-	mA
Vo	output voltage	Active mode	<u>[1][2][3]</u> _0.5	$V_{CCO} + 0.5$	V
		Suspend or 3-state mode	<u>[1]</u> –0.5	+6.5	V
I _O	output current	$V_{O} = 0 V$ to V_{CCO}	[2] _	±50	mA
I _{CC}	supply current	$I_{CC(A)} \text{ or } I_{CC(B)}; \text{ per } V_{CC} \text{ pin}$	-	100	mA

74LVC8T245; 74LVCH8T245

_

8-bit dual supply translating transceiver; 3-state

Table 4. Limiting values ... continued

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
I _{GND}	ground current	per GND pin	-100	-	mA
T _{stg}	storage temperature		-65	+150	°C
P _{tot}	total power dissipation	$T_{amb} = -40 \ ^{\circ}C \ to \ +125 \ ^{\circ}C$	<u>[4]</u> _	500	mW

The minimum input voltage ratings and output voltage ratings may be exceeded if the input and output current ratings are observed. [1]

[2] V_{CCO} is the supply voltage associated with the output port.

 V_{CCO} + 0.5 V should not exceed 6.5 V. [3]

For TSSOP24 package: Ptot derates linearly at 5.5 mW/K above 60 °C. [4] For DHVQFN24 package: Ptot derates linearly at 4.5 mW/K above 60 °C.

Recommended operating conditions 8.

Table 5. **Recommended operating conditions** Symbol Conditions Parameter Min Max supply voltage A 1.2 5.5 V_{CC(A)} supply voltage B 1.2 5.5 V_{CC(B)} 5.5 VI input voltage 0 <u>[1]</u> 0 output voltage Active mode Vo Vcco Suspend or 3-state mode 0 5.5 Tamb ambient temperature -40 +125 [2] _ $\Delta t / \Delta V$ input transition rise and fall rate $V_{CCI} = 1.2 V$ 20 V_{CCI} = 1.4 V to 1.95 V 20 _ V_{CCI} = 2.3 V to 2.7 V _ 20 $V_{CCI} = 3 V \text{ to } 3.6 V$ 10 -V_{CCI} = 4.5 V to 5.5 V 5

 V_{CCO} is the supply voltage associated with the output port. [1]

[2] V_{CCI} is the supply voltage associated with the input port.

Static characteristics 9.

Table 6. Typical static characteristics at T_{amb} = 25 °C

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{OH}	HIGH-level output voltage	$V_{I} = V_{IH} \text{ or } V_{IL}$	<u>[1]</u>			
		$I_{O} = -3 \text{ mA}; V_{CCO} = 1.2 \text{ V}$	-	1.09	-	V
V _{OL}	LOW-level output voltage	$V_{I} = V_{IH} \text{ or } V_{IL}$				
		$I_{O} = 3 \text{ mA}; V_{CCO} = 1.2 \text{ V}$	<u>[1]</u> -	0.07	-	V
l _l	input leakage current	DIR, \overline{OE} input; V _I = 0 V to 5.5 V; V _{CCI} = 1.2 V to 5.5 V	[2] _	-	±1	μA
I _{BHL}	bus hold LOW current	A or B port; $V_I = 0.42$ V; $V_{CCI} = 1.2$ V	[2] _	19	-	μA
I _{BHH}	bus hold HIGH current	A or B port; $V_I = 0.78$ V; $V_{CCI} = 1.2$ V	[2] _	–19	-	μA

C_LVCH8T245	All information provided in this document is subject to legal disclaimers.	© NXP B.V
duct data sheet	Rev. 3 — 12 December 2011	

74LV

Unit

V

v

٧

٧

v

°C

ns/V

ns/V

ns/V

ns/V

ns/V

8-bit dual supply translating transceiver; 3-state

At recom	mended operating conditions	s; voltages are referenced to GND (ground = 0 V).					
Symbol	Parameter	Conditions		Min	Тур	Max	Unit
I _{BHLO}	bus hold LOW overdrive current	A or B port; $V_{CCI} = 1.2 V$	<u>[2][3]</u>	-	19	-	μA
I _{BHHO}	bus hold HIGH overdrive current	A or B port; $V_{CCI} = 1.2 V$	<u>[2][3]</u>	-	–19	-	μA
l _{oz}	OFF-state output current	A or B port; $V_O = 0$ V or V_{CCO} ; $V_{CCO} = 1.2$ V to 5.5 V	[1]	-	-	±1	μA
		suspend mode A port; V _O = 0 V or V _{CCO} ; V _{CC(A)} = 5.5 V; V _{CC(B)} = 0 V	[1]	-	-	±1	μA
		suspend mode B port; V_O = 0 V or V_{CCO}; V_{CC(A)} = 0 V; V_{CC(B)} = 5.5 V	<u>[1]</u>	-	-	±1	μA
I _{OFF}	power-off leakage current	A port; V ₁ or V _O = 0 V to 5.5 V; V _{CC(A)} = 0 V; V _{CC(B)} = 1.2 V to 5.5 V		-	-	±1	μA
		B port; V ₁ or V _O = 0 V to 5.5 V; V _{CC(B)} = 0 V; V _{CC(A)} = 1.2 V to 5.5 V		-	-	±1	μA
CI	input capacitance	DIR, \overline{OE} input; V _I = 0 V or 3.3 V; V _{CC(A)} = 3.3 V		-	3	-	pF
C _{I/O}	input/output capacitance	A and B port; V _O = 3.3 V or 0 V; V _{CC(A)} = V _{CC(B)} = 3.3 V		-	6.5	-	pF

Typical static characteristics at T_{amb} = 25 °C ... continued Table 6.

[1] V_{CCO} is the supply voltage associated with the output port.

[2] V_{CCI} is the supply voltage associated with the data input port.

[3] To guarantee the node switches, an external driver must source/sink at least IBHLO / IBHHO when the input is in the range VIL to VIH.

Table 7. **Static characteristics**

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	_40 °C t	o +85 °C	-40 °C to	+125 °C	Unit
			Min	Max	Min	Max	
V_{IH}	HIGH-level	data input	[1]				
	input voltage	V _{CCI} = 1.2 V	0.8V _{CCI}	-	0.8V _{CCI}	-	V
		V _{CCI} = 1.4 V to 1.95 V	0.65V _{CCI}	-	0.65V _{CCI}	-	V
		$V_{CCI} = 2.3 \text{ V} \text{ to } 2.7 \text{ V}$	1.7	-	1.7	-	V
		$V_{CCI} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$	2.0	-	2.0	-	V
		$V_{CCI} = 4.5 \text{ V} \text{ to } 5.5 \text{ V}$	0.7V _{CCI}	-	0.7V _{CCI}	-	V
		DIR, OE input					
		V _{CCI} = 1.2 V	0.8V _{CC(A)}	-	$0.8V_{CC(A)}$	-	V
		V _{CCI} = 1.4 V to 1.95 V	0.65V _{CC(A)}	-	$0.65V_{CC(A)}$	-	V
		$V_{CCI} = 2.3 \text{ V} \text{ to } 2.7 \text{ V}$	1.7	-	1.7	-	V
		$V_{CCI} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$	2.0	-	2.0	-	V
		$V_{CCI} = 4.5 \text{ V} \text{ to } 5.5 \text{ V}$	0.7V _{CC(A)}	-	0.7V _{CC(A)}	-	V

74LVC8T245; 74LVCH8T245

8-bit dual supply translating transceiver; 3-state

Symbol	Parameter	Conditions		−40 °C t	o +85 °C	–40 °C to	o +125 °C	Uni
				Min	Max	Min	Max	
V _{IL}	LOW-level	data input	[1]					
	input voltage	$V_{CCI} = 1.2 V$		-	0.2V _{CCI}	-	0.2V _{CCI}	V
		$V_{CCI} = 1.4 \text{ V to } 1.95 \text{ V}$		-	0.35V _{CCI}	-	0.35V _{CCI}	V
		$V_{CCI} = 2.3 \text{ V} \text{ to } 2.7 \text{ V}$		-	0.7	-	0.7	V
		$V_{CCI} = 3.0 \text{ V to } 3.6 \text{ V}$		-	0.8	-	0.8	V
		$V_{CCI} = 4.5 \text{ V} \text{ to } 5.5 \text{ V}$		-	0.3V _{CCI}	-	0.3V _{CCI}	V
		DIR, OE input						
		V _{CCI} = 1.2 V		-	0.2V _{CC(A)}	-	0.2V _{CC(A)}	V
		V _{CCI} = 1.4 V to 1.95 V		-	0.35V _{CC(A)}	-	0.35V _{CC(A)}	V
		$V_{CCI} = 2.3 \text{ V to } 2.7 \text{ V}$		-	0.7	-	0.7	V
		$V_{CCI} = 3.0 \text{ V to } 3.6 \text{ V}$		-	0.8	-	0.8	V
		$V_{CCI} = 4.5 \text{ V} \text{ to } 5.5 \text{ V}$		-	$0.3V_{CC(A)}$	-	0.3V _{CC(A)}	V
V _{OH}	HIGH-level	$V_{I} = V_{IH}$						
	output voltage	I _O = -100 μA; V _{CCO} = 1.2 V to 4.5 V	[2]	$V_{\text{CCO}} - 0.1$	-	$V_{\text{CCO}}-0.1$	-	V
		$I_{O} = -6 \text{ mA}; V_{CCO} = 1.4 \text{ V}$		1.0	-	1.0	-	V
		$I_{O} = -8 \text{ mA}; V_{CCO} = 1.65 \text{ V}$		1.2	-	1.2	-	V
		$I_{O} = -12 \text{ mA}; V_{CCO} = 2.3 \text{ V}$		1.9	-	1.9	-	V
		$I_{O} = -24 \text{ mA}; V_{CCO} = 3.0 \text{ V}$		2.4	-	2.4	-	V
		$I_{O} = -32 \text{ mA}; V_{CCO} = 4.5 \text{ V}$		3.8	-	3.8	-	V
V _{OL}	LOW-level	$V_{I} = V_{IL}$	[2]					
	output voltage	I _O = 100 μA; V _{CCO} = 1.2 V to 4.5 V		-	0.1	-	0.1	V
		$I_{O} = 6 \text{ mA}; V_{CCO} = 1.4 \text{ V}$		-	0.3	-	0.3	V
		I _O = 8 mA; V _{CCO} = 1.65 V		-	0.45	-	0.45	V
		$I_{O} = 12 \text{ mA}; V_{CCO} = 2.3 \text{ V}$		-	0.3	-	0.3	V
		$I_{O} = 24 \text{ mA}; V_{CCO} = 3.0 \text{ V}$		-	0.55	-	0.55	V
		$I_{O} = 32 \text{ mA}; V_{CCO} = 4.5 \text{ V}$		-	0.55	-	0.55	V
I _I	input leakage current	DIR, \overline{OE} input; V _I = 0 V to 5.5 V; V _{CCI} = 1.2 V to 5.5 V		-	±2	-	±10	μA
I _{BHL}	bus hold LOW	A or B port	<u>[1]</u>					
	current	V _I = 0.49 V; V _{CCI} = 1.4 V		15	-	10	-	μA
		V _I = 0.58 V; V _{CCI} = 1.65 V		25	-	20	-	μA
		V _I = 0.70 V; V _{CCI} = 2.3 V		45	-	45	-	μA
		$V_{I} = 0.80 \text{ V}; V_{CCI} = 3.0 \text{ V}$		100	-	80	-	μA

Table 7. Static characteristics ... continued

8-bit dual supply translating transceiver; 3-state

Symbol	Parameter	Conditions		–40 °C te	o +85 °C	–40 °C to	o +125 °C	Unit
				Min	Max	Min	Max	
I _{BHH}	bus hold HIGH	A or B port	[1]				1	
	current	$V_I = 0.91 \ V; \ V_{CCI} = 1.4 \ V$		-15	-	-10	-	μA
		$V_{I} = 1.07 \text{ V}; V_{CCI} = 1.65 \text{ V}$		-25	-	-20	-	μA
		V _I = 1.70 V; V _{CCI} = 2.3 V		-45	-	-45	-	μA
		$V_{I} = 2.00 \text{ V}; V_{CCI} = 3.0 \text{ V}$		-100	-	-80	-	μA
		$V_{I} = 3.15 \text{ V}; V_{CCI} = 4.5 \text{ V}$		-100	-	-100	-	μA
I _{BHLO}	bus hold LOW	A or B port	[1][3]					
	overdrive	V _{CCI} = 1.6 V		125	-	125	-	μA
	current	V _{CCI} = 1.95 V		200	-	200	-	μA
		$V_{CCI} = 2.7 V$		300	-	300	-	μA
		V _{CCI} = 3.6 V		500	-	500	-	μA
		$V_{CCI} = 5.5 V$		900	-	900	-	μA
2	bus hold HIGH overdrive current	A or B port	[1][3]					
		V _{CCI} = 1.6 V		-125	-	-125	-	μA
		V _{CCI} = 1.95 V		-200	-	-200	-	μA
		V _{CCI} = 2.7 V		-300	-	-300	-	μA
		V _{CCI} = 3.6 V		-500	-	-500	-	μA
		V _{CCI} = 5.5 V		-900	-	-900	-	μA
I _{OZ}	OFF-state output current	A or B port; $V_O = 0$ V or V_{CCO} ; $V_{CCO} = 1.2$ V to 5.5 V	[2]	-	±2	-	±10	μA
		suspend mode A port; $V_O = 0 V \text{ or } V_{CCO}; V_{CC(A)} = 5.5 V;$ $V_{CC(B)} = 0 V$	[2]	-	±2	-	±10	μA
		$ suspend mode B port; \\ V_O = 0 V or V_{CCO}; V_{CC(A)} = 0 V; \\ V_{CC(B)} = 5.5 V $	[2]	-	±2	-	±10	μA
OFF	power-off leakage current	A port; V ₁ or V ₀ = 0 V to 5.5 V; V _{CC(A)} = 0 V; V _{CC(B)} = 1.2 V to 5.5 V		-	±2	-	±10	μA
	Garron	B port; V ₁ or V ₀ = 0 V to 5.5 V; V _{CC(B)} = 0 V; V _{CC(A)} = 1.2 V to 5.5 V		-	±2	-	±10	μA

Table 7. Static characteristics ...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

8-bit dual supply translating transceiver; 3-state

Symbol	Parameter	Conditions		−40 °C 1	to +85 °C	-40 °C to	o +125 °C	Unit
				Min	Max	Min	Max	
I _{CC}	supply current	A port; $V_I = 0$ V or V_{CCI} ; $I_O = 0$ A	[1]			1		
		$V_{CC(A)}$, $V_{CC(B)}$ = 1.2 V to 5.5 V		-	15	-	20	μA
		$V_{CC(A)} = 5.5 \text{ V}; V_{CC(B)} = 0 \text{ V}$		-	15	-	20	μA
		$V_{CC(A)} = 0 V; V_{CC(B)} = 5.5 V$		-2	-	-4	-	μA
		B port; $V_I = 0$ V or V_{CCI} ; $I_O = 0$ A						
		$V_{CC(A)}$, $V_{CC(B)}$ = 1.2 V to 5.5 V		-	15	-	20	μA
		$V_{CC(B)} = 0 V; V_{CC(A)} = 5.5 V$		-2	-	-4	-	μA
		$V_{CC(B)} = 5.5 \text{ V}; V_{CC(A)} = 0 \text{ V}$		-	15	-	20	μA
		A plus B port ($I_{CC(A)} + I_{CC(B)}$); $I_O = 0$ A; $V_I = 0$ V or V_{CCI}						
		$V_{CC(A)}$, $V_{CC(B)}$ = 1.2 V to 5.5 V		-	25	-	30	μA
ΔI_{CC}	additional supply current	per input; $V_{CC(A)}$, $V_{CC(B)} = 3.0$ V to 5.5 V						
		DIR and \overline{OE} input; DIR or \overline{OE} input at V _{CC(A)} – 0.6 V; A port at V _{CC(A)} or GND; B port = open		-	50	-	75	μA
		A port; A port at $V_{CC(A)} - 0.6 V$; DIR at $V_{CC(A)}$; B port = open	[4]	-	50	-	75	μA
		B port; B port at $V_{CC(B)} - 0.6 V$; DIR at GND; A port = open	<u>[4]</u>	-	50	-	75	μA

Table 7. Static characteristics ...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

[1] V_{CCI} is the supply voltage associated with the data input port.

[2] V_{CCO} is the supply voltage associated with the output port.

[3] To guarantee the node switches, an external driver must source/sink at least IBHLO / IBHHO when the input is in the range VIL to VIH.

[4] For non bus hold parts only (74LVC8T245).

8-bit dual supply translating transceiver; 3-state

10. Dynamic characteristics

Table 8. Typical dynamic characteristics at $V_{CC(A)} = 1.2$ V and $T_{amb} = 25 \ ^{\circ}C^{[1]}$

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 7; for waveforms see Figure 5 and Figure 6.

Symbol	Parameter	Conditions	V _{CC(B)}						
			1.2 V	1.5 V	1.8 V	2.5 V	3.3 V	5.0 V	
t _{pd}	propagation delay	An to Bn	11.0	8.5	7.4	6.2	5.7	5.4	ns
		Bn to An	11.0	10.0	9.5	9.1	8.9	8.9	ns
t _{dis}	disable time	OE to An	9.5	9.5	9.5	9.5	9.5	9.5	ns
		OE to Bn	10.2	8.2	7.8	6.7	7.3	6.4	ns
t _{en}	enable time	OE to An	13.5	13.5	13.5	13.5	13.5	13.5	ns
		OE to Bn	13.6	10.3	8.9	7.5	7.1	7.0	ns

[1] t_{pd} is the same as t_{PLH} and t_{PHL} ; t_{dis} is the same as t_{PLZ} and t_{PHZ} ; t_{en} is the same as t_{PZL} and t_{PZH} .

Table 9. Typical dynamic characteristics at $V_{CC(B)} = 1.2$ V and $T_{amb} = 25 \ ^{\circ}C^{[1]}$

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 7; for waveforms see Figure 5 and Figure 6.

Symbol	Parameter	Conditions	V _{CC(A)}						
			1.2 V	1.5 V	1.8 V	2.5 V	3.3 V	5.0 V	
t _{pd}	propagation delay	An to Bn	11.0	10.0	9.5	9.1	8.9	8.8	ns
		Bn to An	11.0	8.5	7.3	6.2	5.7	5.4	ns
t _{dis}	disable time	OE to An	9.5	6.8	5.4	3.8	4.1	3.1	ns
		OE to Bn	10.2	9.1	8.6	8.1	7.8	7.8	ns
t _{en}	enable time	OE to An	13.5	9.0	6.9	4.8	3.8	3.2	ns
		OE to Bn	13.6	12.5	12.0	11.5	11.4	11.4	ns

[1] t_{pd} is the same as t_{PLH} and t_{PHL}; t_{dis} is the same as t_{PLZ} and t_{PHZ}; t_{en} is the same as t_{PZL} and t_{PZH}.

Table 10. Typical power dissipation capacitance at $V_{CC(A)} = V_{CC(B)}$ and $T_{amb} = 25 \circ C_{C[1][2]}^{[1]}$ Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	$V_{CC(A)}$ and $V_{CC(B)}$					
			1.8 V	2.5 V	3.3 V	5.0 V		
C _{PD}	power dissipation capacitance	A port: (direction A to B); B port: (direction B to A)	1	1	1	2	pF	
		A port: (direction B to A); B port: (direction A to B)	13	13	13	13	pF	

[1] C_{PD} is used to determine the dynamic power dissipation (P_D in μ W).

 $P_{D} = C_{PD} \times V_{CC}^{2} \times f_{i} \times N + \Sigma (C_{L} \times V_{CC}^{2} \times f_{o}) \text{ where:}$

 f_i = input frequency in MHz;

 $f_o = output frequency in MHz;$

 C_L = load capacitance in pF;

 V_{CC} = supply voltage in V;

N = number of inputs switching;

 $\Sigma(C_L \times V_{CC}^2 \times f_o)$ = sum of the outputs.

[2] $f_i = 10$ MHz; $V_I = GND$ to V_{CC} ; $t_r = t_f = 1$ ns; $C_L = 0$ pF; $R_L = \infty \Omega$.

© NXP B.V. 2011. All rights reserved.

8-bit dual supply translating transceiver; 3-state

Symbol	Parameter	Conditions					Vc	C(B)					Uni
			1.5 V	± 0.1 V	1.8 V ±	0.15 V	2.5 V	± 0.2 V	3.3 V :	± 0.3 V	5.0 V	± 0.5 V	
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
$V_{CC(A)} =$	1.5 V \pm 0.1 V												
t _{pd}	propagation	An to Bn	1.7	27	1.7	23	1.3	18	1.0	15	0.8	13	ns
	delay	Bn to An	0.9	27	0.9	25	0.8	23	0.7	23	0.7	22	ns
t _{dis}	disable time	OE to An	1.5	30	1.5	30	1.5	30	1.5	30	1.4	30	ns
		OE to Bn	2.4	34	2.4	33	1.9	15	1.7	14	1.3	12	ns
t _{en}	enable time	OE to An	0.4	34	0.4	34	0.4	34	0.4	34	0.4	34	ns
		OE to Bn	1.8	36	1.8	34	1.5	18	1.2	15	0.9	13	ns
$V_{CC(A)} =$	$\textbf{1.8 V} \pm \textbf{0.15 V}$												
t _{pd}	propagation	An to Bn	1.7	25	1.7	21.9	1.3	9.2	1.0	7.4	0.8	7.1	ns
	delay	Bn to An	0.9	23	0.9	23.8	0.8	23.6	0.7	23.4	0.7	23.4	ns
t _{dis}	disable time	OE to An	1.5	30	1.5	29.6	1.5	29.4	1.5	29.3	1.4	29.2	ns
		OE to Bn	2.4	33	2.4	32.2	1.9	13.1	1.7	12.0	1.3	10.3	ns
t _{en}	enable time	OE to An	0.4	24	0.4	24.0	0.4	23.8	0.4	23.7	0.4	23.7	ns
		OE to Bn	1.8	34	1.8	32.0	1.5	16.0	1.2	12.6	0.9	10.8	ns
$V_{CC(A)} =$	$\textbf{2.5 V} \pm \textbf{0.2 V}$												
t _{pd}	propagation	An to Bn	1.5	23	1.5	21.4	1.2	9.0	0.8	6.2	0.6	4.8	ns
	delay	Bn to An	1.2	18	1.2	9.3	1.0	9.1	1.0	8.9	0.9	8.8	ns
t _{dis}	disable time	OE to An	1.4	9.0	1.4	9.0	1.4	9.0	1.4	9.0	1.4	9.0	ns
		OE to Bn	2.3	31	2.3	29.6	1.8	11.0	1.7	9.3	0.9	6.9	ns
t _{en}	enable time	OE to An	1.0	10.9	1.0	10.9	1.0	10.9	1.0	10.9	1.0	10.9	ns
		OE to Bn	1.7	32	1.7	28.2	1.5	12.9	1.2	9.4	1.0	6.9	ns
$V_{CC(A)} =$	$\textbf{3.3 V} \pm \textbf{0.3 V}$												
t _{pd}	propagation	An to Bn	1.5	23	1.5	21.2	1.1	8.8	0.8	6.3	0.5	4.4	ns
	delay	Bn to An	0.8	15	0.8	7.2	0.8	6.2	0.7	6.1	0.6	6.0	ns
t _{dis}	disable time	OE to An	1.6	8.2	1.6	8.2	1.6	8.2	1.6	8.2	1.6	8.2	ns
		OE to Bn	2.1	30	2.1	29.0	1.7	10.3	1.5	8.6	0.8	6.3	ns
t _{en}	enable time	OE to An	0.8	8.1	0.8	8.1	0.8	8.1	0.8	8.1	0.8	8.1	ns
		OE to Bn	1.8	31	1.8	27.7	1.4	12.4	1.1	8.5	0.9	6.4	ns
V _{CC(A)} =	5.0 V \pm 0.5 V												
t _{pd}	propagation	An to Bn	1.5	22	1.5	21.4	1.0	8.8	0.7	6.0	0.4	4.2	ns
	delay	Bn to An	0.7	13	0.7	7.0	0.4	4.8	0.3	4.5	0.3	4.3	ns
t _{dis}	disable time	OE to An	0.3	5.4	0.3	5.4	0.3	5.4	0.3	5.4	0.3	5.4	ns
		OE to Bn	2.0	30	2.0	28.7	1.6	9.7	1.4	8.0	0.7	5.7	ns
t _{en}	enable time	OE to An	0.7	6.4	0.7	6.4	0.7	6.4	0.7	6.4	0.7	6.4	ns
		OE to Bn	1.5	31	1.5	27.6	1.3	11.4	1.0	8.1	0.9	6.0	ns

 Table 11. Dynamic characteristics for temperature range -40 °C to +85 °C[1]

 V(altered are accorded as a figure and figure and figure accorded as a figure

[1] t_{pd} is the same as t_{PLH} and t_{PHL} ; t_{dis} is the same as t_{PLZ} and t_{PHZ} ; t_{en} is the same as t_{PZL} and t_{PZH} .

8-bit dual supply translating transceiver; 3-state

Symbol	Parameter	Conditions					Vc	C(B)					Uni
			1.5 V	± 0.1 V	1.8 V ±	0.15 V	1	± 0.2 V	3.3 V :	± 0.3 V	5.0 V	± 0.5 V	
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
$V_{CC(A)} =$	1.5 V \pm 0.1 V	ľ											
t _{pd}	propagation	An to Bn	1.7	32	1.7	27	1.3	21	1.0	18	0.8	16	ns
	delay	Bn to An	0.9	32	0.9	30	0.8	28	0.7	28	0.7	26	ns
t _{dis}	disable time	OE to An	1.5	34	1.5	34	1.5	34	1.5	34	1.4	34	ns
		OE to Bn	2.4	41	2.4	40	1.9	18	1.7	17	1.3	15	ns
t _{en}	enable time	OE to An	0.4	40	0.4	40	0.4	40	0.4	40	0.4	40	ns
		OE to Bn	1.8	43	1.8	41	1.5	22	1.2	18	0.9	16	ns
V _{CC(A)} =	$\textbf{1.8 V} \pm \textbf{0.15 V}$												
t _{pd}	propagation	An to Bn	1.7	30	1.7	25.9	1.3	13.2	1.0	11.4	0.8	11.1	ns
	delay	Bn to An	0.9	27	0.9	28.8	0.8	27.6	0.7	27.4	0.7	27.4	ns
t _{dis}	disable time	OE to An	1.5	34	1.5	33.6	1.5	33.4	1.5	33.3	1.4	33.2	ns
		OE to Bn	2.4	40	2.4	36.2	1.9	17.1	1.7	16.0	1.3	14.3	ns
t _{en}	enable time	OE to An	0.4	28	0.4	28	0.4	27.8	0.4	27.7	0.4	27.7	ns
		OE to Bn	1.8	41	1.8	40	1.5	20	1.2	16.6	0.9	14.8	ns
V _{CC(A)} =	$\textbf{2.5 V} \pm \textbf{0.2 V}$												
t _{pd}	propagation	An to Bn	1.5	28	1.5	25.4	1.2	13	0.8	10.2	0.6	8.8	ns
	delay	Bn to An	1.2	23	1.2	13.3	1.0	13.1	1.0	12.9	0.9	12.8	ns
t _{dis}	disable time	OE to An	1.4	13	1.4	13	1.4	13	1.4	13	1.4	13	ns
		OE to Bn	2.3	37	2.3	33.6	1.8	15	1.7	14.3	0.9	10.9	ns
t _{en}	enable time	OE to An	1.0	17.2	1.0	17.2	1.0	17.3	1.0	17.2	1.0	17.3	ns
		OE to Bn	1.7	38	1.7	32.2	1.5	18.1	1.2	14.1	1.0	11.2	ns
V _{CC(A)} =	3.3 V \pm 0.3 V												
t _{pd}	propagation	An to Bn	1.5	28	1.5	25.2	1.1	12.8	0.8	10.3	0.5	10.4	ns
	delay	Bn to An	0.8	18	0.8	11.2	0.8	10.2	0.7	10.1	0.6	10	ns
t _{dis}	disable time	OE to An	1.6	12.2	1.6	12.2	1.6	12.2	1.6	12.2	1.6	12.2	ns
		OE to Bn	2.1	36	2.1	33	1.7	14.3	1.5	12.6	0.8	10.3	ns
t _{en}	enable time	OE to An	0.8	14.1	0.8	14.1	0.8	13.6	0.8	13.2	0.8	13.6	ns
		OE to Bn	1.8	37	1.8	31.7	1.4	18.4	1.1	12.9	0.9	10.9	ns
$V_{CC(A)} =$	5.0 V \pm 0.5 V												
t _{pd}	propagation	An to Bn	1.5	26	1.5	25.4	1.0	12.8	0.7	10	0.4	8.2	ns
	delay	Bn to An	0.7	16	0.7	11	0.4	8.8	0.3	8.5	0.3	8.3	ns
t _{dis}	disable time	OE to An	0.3	9.4	0.3	9.4	0.3	9.4	0.3	9.4	0.3	9.4	ns
		OE to Bn	2.0	36	2.0	32.7	1.6	13.7	1.4	12	0.7	9.7	ns
t _{en}	enable time	OE to An	0.7	10.9	0.7	10.9	0.7	10.9	0.7	10.9	0.7	10.9	ns
511		OE to Bn	1.5	37	1.5	31.6	1.3	18.4	1.0	13.7	0.9	10.7	ns

Table 12. Dynamic characteristics for temperature range $-40 \text{ °C to } +125 \text{ °C}^{[1]}$ Voltages are referenced to GND (ground = 0.V): for test circuit see Figure 7: for wave forms see Figure 5 and Figu

[1] t_{pd} is the same as t_{PLH} and t_{PHL} ; t_{dis} is the same as t_{PLZ} and t_{PHZ} ; t_{en} is the same as t_{PZL} and t_{PZH} .

8-bit dual supply translating transceiver; 3-state

11. Waveforms




Fig 6. Enable and disable times

Table 13. Measurement points

Supply voltage	Input ^[1]	Output ^[2]		
$V_{CC(A)}, V_{CC(B)}$	V _M	V _M	V _X	V _Y
1.2 V to 1.6 V	0.5V _{CCI}	0.5V _{CCO}	V _{OL} + 0.1 V	V _{OH} – 0.1 V
1.65 V to 2.7 V	0.5V _{CCI}	0.5V _{CCO}	V _{OL} + 0.15 V	V _{OH} – 0.15 V
3.0 V to 5.5 V	0.5V _{CCI}	0.5V _{CCO}	V _{OL} + 0.3 V	$V_{OH} - 0.3 V$

[1] V_{CCI} is the supply voltage associated with the data input port.

[2] V_{CCO} is the supply voltage associated with the output port.

74LVC8T245; 74LVCH8T245

8-bit dual supply translating transceiver; 3-state





Table 14. Test data

Supply voltage	Input		Load		V _{EXT}		
$V_{CC(A)}, V_{CC(B)}$	VI <mark>[1]</mark>	∆t/∆V[2]	CL	RL	t _{PLH} , t _{PHL}	t _{PZH} , t _{PHZ}	t _{PZL} , t _{PLZ} [3]
1.2 V to 5.5 V	V _{CCI}	\leq 1.0 ns/V	15 pF	2 kΩ	open	GND	2V _{CCO}

[1] V_{CCI} is the supply voltage associated with the data input port.

[3] V_{CCO} is the supply voltage associated with the output port.


8-bit dual supply translating transceiver; 3-state




12. Typical propagation delay characteristics

74LVC_LVCH8T245


74LVC8T245; 74LVCH8T245



74LVC8T245; 74LVCH8T245



74LVC8T245; 74LVCH8T245



74LVC8T245; 74LVCH8T245

8-bit dual supply translating transceiver; 3-state

20

20

25

001aal285

(1)

(2)

(3)

(4)

(5) (6)

30

C_L (pF)


30 C_L (pF)

35

25


001aal287

35



74LVC_LVCH8T245

74LVC8T245; 74LVCH8T245



8-bit dual supply translating transceiver; 3-state

13. Application information

13.1 Unidirectional logic level-shifting application

The circuit given in Figure 14 is an example of the 74LVC8T245; 74LVCH8T245 being used in an unidirectional logic level-shifting application.




Fig 14. Unidirectional logic level-shifting application


		Service and a
Name	Function	Description
V _{CC(A)}	V _{CC1}	supply voltage of system-1 (1.2 V to 5.5 V)
GND	GND	device GND
Α	OUT	output level depends on V _{CC1} voltage
В	IN	input threshold value depends on V_{CC2} voltage
DIR	DIR	the GND (LOW level) determines B port to A port direction
V _{CC(B)}	V _{CC2}	supply voltage of system-2 (1.2 V to 5.5 V)
OE	OE	The GND (LOW level) enables the output ports

Table 15. Description unidirectional logic level-shifting application

8-bit dual supply translating transceiver; 3-state

13.2 Bidirectional logic level-shifting application

<u>Figure 15</u> shows the 74LVC8T245; 74LVCH8T245 being used in a bidirectional logic level-shifting application.



<u>Table 16</u> gives a sequence that will illustrate data transmission from system-1 to system-2 and then from system-2 to system-1.

State	DIR CTRL	OE	I/O-1	I/O-2	Description
1	Н	L	output	input	system-1 data to system-2
2	Η	Η	Z	Z	system-2 is getting ready to send data to system-1. I/O-1 and I/O-2 are disabled. The bus-line state depends on bus hold.
3	L	Η	Z	Z	DIR bit is set LOW. I/O-1 and I/O-2 still are disabled. The bus-line state depends on bus hold.
4	L	L	input	output	system-2 data to system-1

Table 16. Description bidirectional logic level-shifting application^[1]

[1] H = HIGH voltage level; L = LOW voltage level; Z = high-impedance OFF-state.

13.3 Power-up considerations

< 1

< 1

< 1

2.5 V

3.3 V

5.0 V

The device is designed such that no special power-up sequence is required other than GND being applied first.

< 2

< 2

< 2

< 2

< 2

< 2

			1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -			
V _{CC(A)}	V _{CC(B)}					
	0 V	1.8 V	2.5 V	3.3 V	5.0 V	
0 V	0	< 1	< 1	< 1	< 1	
1.8 V	< 1	< 2	< 2	< 2	2	

< 2

< 2

< 2

Table 17.	Typical	total	supply	current	(I _{CC(A)} +	I _{CC(B)})
-----------	---------	-------	--------	---------	-----------------------	----------------------

74LVC_LVCH8T245
Product data sheet

Unit

μA μA

μA

μΑ

μΑ

< 2

< 2

2

8-bit dual supply translating transceiver; 3-state

14. Package outline





Fig 16. Package outline SOT355-1 (TSSOP24)

All information provided in this document is subject to legal disclaimers.

74LVC_LVCH8T245

8-bit dual supply translating transceiver; 3-state



DHVQFN24: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 24 terminals; body 3.5 x 5.5 x 0.85 mm

Fig 17. Package outline SOT815-1 (DHVQFN24)

All information provided in this document is subject to legal disclaimers.

74LVC_LVCH8T245