

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









#### Important notice

Dear Customer,

On 7 February 2017 the former NXP Standard Product business became a new company with the tradename **Nexperia**. Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS semiconductors with its focus on the automotive, industrial, computing, consumer and wearable application markets

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Instead of <a href="http://www.nxp.com">http://www.nxp.com</a>, <a href="http://www.semiconductors.philips.com/">http://www.nxp.com</a>, <a href="http://www.nexperia.com">http://www.nexperia.com</a>, <a href="http://www.nexperia.com">http://www.nexperia.com</a>)

Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use salesaddresses@nexperia.com (email)

Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on the version, as shown below:

- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights reserved

Should be replaced with:

- © Nexperia B.V. (year). All rights reserved.

If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or telephone (details via **salesaddresses@nexperia.com**). Thank you for your cooperation and understanding,

Kind regards,

Team Nexperia

# 74LVC8T245-Q100; 74LVCH8T245-Q100

8-bit dual supply translating transceiver; 3-state

Rev. 1 — 21 March 2013

**Product data sheet** 

### 1. General description

The 74LVC8T245-Q100; 74LVCH8T245-Q100 are 8-bit dual supply translating transceivers with 3-state outputs that enable bidirectional level translation. They feature two data input-output ports (pins An and Bn), a direction control input (DIR), an output enable input ( $\overline{OE}$ ) and dual supply pins ( $V_{CC(A)}$  and  $V_{CC(B)}$ ). Both  $V_{CC(A)}$  and  $V_{CC(B)}$  can be supplied at any voltage between 1.2 V and 5.5 V. This flexibility makes the device suitable for translating between any of the low voltage nodes (1.2 V, 1.5 V, 1.8 V, 2.5 V, 3.3 V and 5.0 V). Pins An,  $\overline{OE}$  and DIR are referenced to  $V_{CC(A)}$  and pins Bn are referenced to  $V_{CC(B)}$ . A HIGH on DIR allows transmission from An to Bn and a LOW on DIR allows transmission from Bn to An. The output enable input ( $\overline{OE}$ ) can be used to disable the outputs so the buses are effectively isolated.

The devices are fully specified for partial power-down applications using  $I_{OFF}$ . The  $I_{OFF}$  circuitry disables the output, preventing any damaging backflow current through the device when it is powered down. In suspend mode when either  $V_{CC(A)}$  or  $V_{CC(B)}$  are at GND level, both A port and B port are in the high-impedance OFF-state.

Active bus hold circuitry in the 74LVCH8T245-Q100 holds unused or floating data inputs at a valid logic level.

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.

#### 2. Features and benefits

- Automotive product qualification in accordance with AEC-Q100 (Grade 1)
  - ◆ Specified from -40 °C to +85 °C and from -40 °C to +125 °C
- Wide supply voltage range:
  - ◆ V<sub>CC(A)</sub>: 1.2 V to 5.5 V
  - ◆ V<sub>CC(B)</sub>: 1.2 V to 5.5 V
- High noise immunity
- Complies with JEDEC standards:
  - ◆ JESD8-7 (1.2 V to 1.95 V)
  - ◆ JESD8-5 (1.8 V to 2.7 V)
  - ◆ JESD8C (2.7 V to 3.6 V)
  - ◆ JESD36 (4.5 V to 5.5 V)



#### ■ ESD protection:


- ◆ MIL-STD-883, method 3015 Class 3A exceeds 4000 V
- ◆ HBM JESD22-A114F Class 3A exceeds 4000 V
- $\bullet$  MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0  $\Omega$ )
- Maximum data rates:
  - ◆ 420 Mbps (3.3 V to 5.0 V translation)
  - ◆ 210 Mbps (translate to 3.3 V))
  - ◆ 140 Mbps (translate to 2.5 V)
  - ◆ 75 Mbps (translate to 1.8 V)
  - ◆ 60 Mbps (translate to 1.5 V)
- Suspend mode
- Latch-up performance exceeds 100 mA per JESD 78B Class II
- $\pm$ 24 mA output drive (V<sub>CC</sub> = 3.0 V)
- Inputs accept voltages up to 5.5 V
- Low power consumption: 30 μA maximum I<sub>CC</sub>
- I<sub>OFF</sub> circuitry provides partial Power-down mode operation
- Multiple package options


### 3. Ordering information

Table 1. Ordering information

Type number	Package						
	Temperature range	Name	Description	Version			
74LVC8T245PW-Q100	–40 °C to +125 °C	TSSOP24	plastic thin shrink small outline package; 24	SOT355-1			
74LVCH8T245PW-Q100			leads; body width 4.4 mm				
74LVC8T245BQ-Q100	–40 °C to +125 °C	DHVQFN24	F	SOT815-1			
74LVCH8T245BQ-Q100	_		enhanced very thin quad flat package; no leads; 24 terminals; body $3.5 \times 5.5 \times 0.85$ mm				


### 4. Functional diagram





### 5. Pinning information

#### 5.1 Pinning



#### 5.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
$V_{CC(A)}$	1	supply voltage A (An inputs/outputs, $\overline{\text{OE}}$ and DIR inputs are referenced to $V_{\text{CC(A)}})$
DIR	2	direction control
A1 to A8	3, 4, 5, 6, 7, 8, 9, 10	data input or output
GND[1]	11	ground (0 V)
GND[1]	12	ground (0 V)
GND[1]	13	ground (0 V)
B1 to B8	21, 20, 19, 18, 17, 16, 15, 14	data input or output
ŌĒ	22	output enable input (active LOW)
V <sub>CC(B)</sub>	23	supply voltage B (Bn inputs/outputs are referenced to V <sub>CC(B)</sub> )
V <sub>CC(B)</sub>	24	supply voltage B (Bn inputs/outputs are referenced to V <sub>CC(B)</sub> )

<sup>[1]</sup> All GND pins must be connected to ground (0 V).

74LVC\_LVCH8T245\_Q100

4 of 28

### **Functional description**

Table 3. Function table[1]

Supply voltage	Input		Input/output <sup>[3]</sup>		
$V_{CC(A)}, V_{CC(B)}$	OE[2]	DIR[2]	An[2]	Bn[2]	
1.2 V to 5.5 V	L	L	An = Bn	input	
1.2 V to 5.5 V	L	Н	input	Bn = An	
1.2 V to 5.5 V	Н	X	Z	Z	
GND[3]	Χ	Χ	Z	Z	

- [1] H = HIGH voltage level; L = LOW voltage level; X = don't care; Z = high-impedance OFF-state.
- The An inputs/outputs, DIR and  $\overline{\text{OE}}$  input circuit is referenced to  $V_{\text{CC(A)}}$ ; The Bn inputs/outputs circuit is referenced to  $V_{\text{CC(B)}}$ .
- If at least one of  $V_{CC(A)}$  or  $V_{CC(B)}$  is at GND level, the device goes into suspend mode.

### **Limiting values**

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{CC(A)}$	supply voltage A		-0.5	+6.5	V
V <sub>CC(B)</sub>	supply voltage B		-0.5	+6.5	V
I <sub>IK</sub>	input clamping current	$V_I < 0 V$	-50	-	mA
VI	input voltage		<u>[1]</u> –0.5	+6.5	V
I <sub>OK</sub>	output clamping current	V <sub>O</sub> < 0 V	-50	-	mA
Vo	output voltage	Active mode	[1][2][3] -0.5	$V_{CCO} + 0.5$	V
		Suspend or 3-state mode	<u>[1]</u> –0.5	+6.5	V
Io	output current	$V_O = 0 V \text{ to } V_{CCO}$	[2] -	±50	mA
I <sub>CC</sub>	supply current	$I_{CC(A)}$ or $I_{CC(B)}$ ; per $V_{CC}$ pin	-	100	mA
I <sub>GND</sub>	ground current	per GND pin	-100	-	mA
T <sub>stg</sub>	storage temperature		-65	+150	°C
P <sub>tot</sub>	total power dissipation	$T_{amb} = -40  ^{\circ}\text{C} \text{ to } +125  ^{\circ}\text{C}$	<u>[4]</u> -	500	mW

<sup>[1]</sup> The minimum input voltage ratings and output voltage ratings may be exceeded if the input and output current ratings are observed.

V<sub>CCO</sub> is the supply voltage associated with the output port.

V<sub>CCO</sub> + 0.5 V should not exceed 6.5 V.

For TSSOP24 package: Ptot derates linearly at 5.5 mW/K above 60 °C. For DHVQFN24 package: Ptot derates linearly at 4.5 mW/K above 60 °C.

### 8. Recommended operating conditions

Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit
-		Conditions			
$V_{CC(A)}$	supply voltage A		1.2	5.5	V
$V_{CC(B)}$	supply voltage B		1.2	5.5	V
VI	input voltage		0	5.5	V
Vo	output voltage	Active mode	<u>[1]</u> 0	$V_{CCO}$	V
		Suspend or 3-state mode	0	5.5	V
T <sub>amb</sub>	ambient temperature		-40	+125	°C
$\Delta t/\Delta V$	input transition rise and fall rate	V <sub>CCI</sub> = 1.2 V	<u>[2]</u> -	20	ns/V
		$V_{CCI} = 1.4 \text{ V to } 1.95 \text{ V}$	-	20	ns/V
		$V_{CCI} = 2.3 \text{ V to } 2.7 \text{ V}$	-	20	ns/V
		$V_{CCI} = 3 \text{ V to } 3.6 \text{ V}$	-	10	ns/V
		V <sub>CCI</sub> = 4.5 V to 5.5 V	-	5	ns/V

<sup>[1]</sup>  $V_{\text{CCO}}$  is the supply voltage associated with the output port.

#### 9. Static characteristics

Table 6. Typical static characteristics at T<sub>amb</sub> = 25 °C

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{OH}$	HIGH-level output voltage	$V_I = V_{IH}$ or $V_{IL}$	<u>[1]</u>			
		$I_O = -3 \text{ mA}; V_{CCO} = 1.2 \text{ V}$	-	1.09	-	V
$V_{OL}$	LOW-level output voltage	$V_I = V_{IH}$ or $V_{IL}$				
		$I_O = 3 \text{ mA}; V_{CCO} = 1.2 \text{ V}$	<u>[1]</u> _	0.07	-	V
l <sub>l</sub>	input leakage current	DIR, $\overline{OE}$ input; $V_I = 0$ V to 5.5 V; $V_{CCI} = 1.2$ V to 5.5 V	[2] _	-	±1	μΑ
I <sub>BHL</sub>	bus hold LOW current	A or B port; $V_I = 0.42 \text{ V}$ ; $V_{CCI} = 1.2 \text{ V}$	[2] -	19	-	μА
I <sub>BHH</sub>	bus hold HIGH current	A or B port; $V_I = 0.78 \text{ V}$ ; $V_{CCI} = 1.2 \text{ V}$	[2] -	-19	-	μА
I <sub>BHLO</sub>	bus hold LOW overdrive current	A or B port; $V_{CCI} = 1.2 \text{ V}$	[2][3] _	19	-	μΑ
I <sub>BHHO</sub>	bus hold HIGH overdrive current	A or B port; $V_{CCI} = 1.2 \text{ V}$	[2][3] _	-19	-	μΑ
l <sub>OZ</sub>	OFF-state output current	A or B port; $V_O = 0$ V or $V_{CCO}$ ; $V_{CCO} = 1.2$ V to 5.5 V	[1] -	-	±1	μΑ
		suspend mode A port; $V_O = 0 \text{ V or } V_{CCO}$ ; $V_{CC(A)} = 5.5 \text{ V}$ ; $V_{CC(B)} = 0 \text{ V}$	[1] -	-	±1	μΑ
		suspend mode B port; $V_O = 0 \ V \ or \ V_{CCO};$ $V_{CC(A)} = 0 \ V; \ V_{CC(B)} = 5.5 \ V$	[1] -	-	±1	μΑ

<sup>[2]</sup> V<sub>CCI</sub> is the supply voltage associated with the input port.

Table 6. Typical static characteristics at T<sub>amb</sub> = 25 °C ...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
I <sub>OFF</sub>	power-off leakage current	A port; $V_1$ or $V_0 = 0$ V to 5.5 V; $V_{CC(A)} = 0$ V; $V_{CC(B)} = 1.2$ V to 5.5 V	-	-	±1	μΑ
		B port; $V_1$ or $V_0 = 0$ V to 5.5 V; $V_{CC(B)} = 0$ V; $V_{CC(A)} = 1.2$ V to 5.5 V	-	-	±1	μΑ
C <sub>I</sub>	input capacitance	DIR, $\overline{OE}$ input; $V_I = 0 \text{ V or } 3.3 \text{ V}; V_{CC(A)} = 3.3 \text{ V}$	-	3	-	pF
C <sub>I/O</sub>	input/output capacitance	A and B port; $V_O = 3.3 \text{ V or } 0 \text{ V}$ ; $V_{CC(A)} = V_{CC(B)} = 3.3 \text{ V}$	-	6.5	-	pF

<sup>[1]</sup>  $V_{CCO}$  is the supply voltage associated with the output port.

Table 7. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		-40 °C to	o +85 °C	-40 °C to	+125 °C	Unit
				Min	Max	Min	Max	Ī
√ <sub>IH</sub>	HIGH-level	data input	[1]		1	1		
	input	V <sub>CCI</sub> = 1.2 V		0.8V <sub>CCI</sub>	-	0.8V <sub>CCI</sub>	-	٧
	voltage	V <sub>CCI</sub> = 1.4 V to 1.95 V		0.65V <sub>CCI</sub>	-	0.65V <sub>CCI</sub>	-	٧
		V <sub>CCI</sub> = 2.3 V to 2.7 V		1.7	-	1.7	-	٧
		V <sub>CCI</sub> = 3.0 V to 3.6 V		2.0	-	2.0	-	٧
		V <sub>CCI</sub> = 4.5 V to 5.5 V		$0.7V_{CCI}$	-	0.7V <sub>CCI</sub>	-	٧
		DIR, OE input						
		V <sub>CCI</sub> = 1.2 V		0.8V <sub>CC(A)</sub>	-	0.8V <sub>CC(A)</sub>	-	٧
		V <sub>CCI</sub> = 1.4 V to 1.95 V		0.65V <sub>CC(A)</sub>	-	0.65V <sub>CC(A)</sub>	-	٧
		V <sub>CCI</sub> = 2.3 V to 2.7 V		1.7	-	1.7	-	٧
		V <sub>CCI</sub> = 3.0 V to 3.6 V		2.0	-	2.0	-	٧
		V <sub>CCI</sub> = 4.5 V to 5.5 V		0.7V <sub>CC(A)</sub>	-	0.7V <sub>CC(A)</sub>	-	٧
$V_{IL}$	LOW-level	data input	[1]					
	input voltage	V <sub>CCI</sub> = 1.2 V		-	0.2V <sub>CCI</sub>	-	0.2V <sub>CCI</sub>	٧
	vollage	V <sub>CCI</sub> = 1.4 V to 1.95 V		-	$0.35V_{\rm CCI}$	-	$0.35V_{CCI}$	٧
		V <sub>CCI</sub> = 2.3 V to 2.7 V		-	0.7	-	0.7	٧
		V <sub>CCI</sub> = 3.0 V to 3.6 V		-	0.8	-	8.0	٧
		V <sub>CCI</sub> = 4.5 V to 5.5 V		-	$0.3V_{CCI}$	-	$0.3V_{\rm CCI}$	٧
		DIR, OE input						
		V <sub>CCI</sub> = 1.2 V		-	0.2V <sub>CC(A)</sub>	-	0.2V <sub>CC(A)</sub>	٧
		V <sub>CCI</sub> = 1.4 V to 1.95 V		-	0.35V <sub>CC(A)</sub>	-	0.35V <sub>CC(A)</sub>	٧
		$V_{CCI} = 2.3 \text{ V to } 2.7 \text{ V}$		-	0.7	-	0.7	٧
		V <sub>CCI</sub> = 3.0 V to 3.6 V		-	8.0	-	8.0	٧
		V <sub>CCI</sub> = 4.5 V to 5.5 V		-	0.3V <sub>CC(A)</sub>	-	0.3V <sub>CC(A)</sub>	V

7 of 28

<sup>[2]</sup> V<sub>CCI</sub> is the supply voltage associated with the data input port.

<sup>[3]</sup> To guarantee the node switches, an external driver must source/sink at least  $I_{BHLO}$  /  $I_{BHHO}$  when the input is in the range  $V_{IL}$  to  $V_{IH}$ .

 Table 7.
 Static characteristics ...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		-40 °C to	+85 °C	–40 °C to	+125 °C	Unit
				Min	Max	Min	Max	
V <sub>OH</sub>	HIGH-level	$V_I = V_{IH}$						
	output	$I_O = -100 \mu A$ ; $V_{CCO} = 1.2 V$ to 4.5 V	[2]	V <sub>CCO</sub> – 0.1	-	$V_{\text{CCO}} - 0.1$	-	V
	voltage	$I_{O} = -6 \text{ mA}; V_{CCO} = 1.4 \text{ V}$		1.0	-	1.0	-	V
		$I_{O} = -8 \text{ mA}; V_{CCO} = 1.65 \text{ V}$		1.2	-	1.2	-	V
		$I_{O} = -12 \text{ mA}; V_{CCO} = 2.3 \text{ V}$		1.9	-	1.9	-	V
		$I_{O} = -24 \text{ mA}; V_{CCO} = 3.0 \text{ V}$		2.4	-	2.4	-	V
		$I_{O} = -32 \text{ mA}; V_{CCO} = 4.5 \text{ V}$		3.8	-	3.8	-	V
V <sub>OL</sub>		$V_I = V_{IL}$	[2]					
	output	$I_O = 100 \mu A; V_{CCO} = 1.2 V \text{ to } 4.5 V$		-	0.1	-	0.1	V
	voltage	$I_{O} = 6 \text{ mA}; V_{CCO} = 1.4 \text{ V}$		-	0.3	-	0.3	V
		$I_O = 8 \text{ mA}; V_{CCO} = 1.65 \text{ V}$		-	0.45	-	0.45	V
		$I_{O} = 12 \text{ mA}; V_{CCO} = 2.3 \text{ V}$		-	0.3	-	0.3	V
		$I_{O} = 24 \text{ mA}; V_{CCO} = 3.0 \text{ V}$		-	0.55	-	0.55	V
		$I_{O} = 32 \text{ mA}; V_{CCO} = 4.5 \text{ V}$		-	0.55	-	0.55	V
I	input leakage current	DIR, $\overline{OE}$ input; $V_I = 0 \text{ V to } 5.5 \text{ V}$ ; $V_{CCI} = 1.2 \text{ V to } 5.5 \text{ V}$		-	±2	-	±10	μΑ
I <sub>BHL</sub>	bus hold LOW current	A or B port	[1]					
		V <sub>I</sub> = 0.49 V; V <sub>CCI</sub> = 1.4 V		15	-	10	-	μΑ
		V <sub>I</sub> = 0.58 V; V <sub>CCI</sub> = 1.65 V		25	-	20	-	μΑ
		V <sub>I</sub> = 0.70 V; V <sub>CCI</sub> = 2.3 V		45	-	45	-	μΑ
		V <sub>I</sub> = 0.80 V; V <sub>CCI</sub> = 3.0 V		100	-	80	-	μΑ
		V <sub>I</sub> = 1.35 V; V <sub>CCI</sub> = 4.5 V		100	-	100	-	μΑ
ВНН	bus hold	A or B port	[1]					
	HIGH	V <sub>I</sub> = 0.91 V; V <sub>CCI</sub> = 1.4 V		-15	-	-10	-	μΑ
	current	V <sub>I</sub> = 1.07 V; V <sub>CCI</sub> = 1.65 V		-25	-	-20	-	μΑ
		V <sub>I</sub> = 1.70 V; V <sub>CCI</sub> = 2.3 V		-45	-	-45	-	μΑ
		V <sub>I</sub> = 2.00 V; V <sub>CCI</sub> = 3.0 V		-100	-	-80	-	μΑ
		V <sub>I</sub> = 3.15 V; V <sub>CCI</sub> = 4.5 V		-100	-	-100	-	μΑ
BHLO	bus hold	A or B port	[1][3]					
	LOW .	V <sub>CCI</sub> = 1.6 V		125	-	125	-	μΑ
	overdrive current	V <sub>CCI</sub> = 1.95 V		200	-	200	-	μΑ
		V <sub>CCI</sub> = 2.7 V		300	-	300	-	μΑ
		V <sub>CCI</sub> = 3.6 V		500	-	500	-	μΑ
		V <sub>CCI</sub> = 5.5 V		900	-	900	-	μΑ

 Table 7.
 Static characteristics ...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		-40 °C t	o +85 °C	–40 °C to	+125 °C	Unit
				Min	Max	Min	Max	
I <sub>BHHO</sub>	bus hold	A or B port	[1][3]				1	
	HIGH	V <sub>CCI</sub> = 1.6 V		-125	-	-125	-	μΑ
	overdrive current	V <sub>CCI</sub> = 1.95 V		-200	-	-200	-	μΑ
		V <sub>CCI</sub> = 2.7 V		-300	-	-300	-	μΑ
		V <sub>CCI</sub> = 3.6 V		-500	-	-500	-	μΑ
		V <sub>CCI</sub> = 5.5 V		-900	-	-900	-	μΑ
l <sub>OZ</sub>	OFF-state output	A or B port; $V_O = 0 \text{ V or } V_{CCO}$ ; $V_{CCO} = 1.2 \text{ V to } 5.5 \text{ V}$	[2]	-	±2	-	±10	μА
	current	suspend mode A port; $V_O = 0 \text{ V or } V_{CCO}; V_{CC(A)} = 5.5 \text{ V};$ $V_{CC(B)} = 0 \text{ V}$	[2]	-	±2	-	±10	μА
1	power-off	suspend mode B port; $V_O = 0 \text{ V or } V_{CC(A)} = 0 \text{ V};$ $V_{CC(B)} = 5.5 \text{ V}$	[2]	-	±2	-	±10	μА
I <sub>OFF</sub>	leakage	A port; $V_1$ or $V_O = 0$ V to 5.5 V; $V_{CC(A)} = 0$ V; $V_{CC(B)} = 1.2$ V to 5.5 V		-	±2	-	±10	μΑ
	current	B port; $V_1$ or $V_O = 0$ V to 5.5 V; $V_{CC(B)} = 0$ V; $V_{CC(A)} = 1.2$ V to 5.5 V		-	±2	-	±10	μΑ
I <sub>CC</sub>	supply current	A port; $V_I = 0 V \text{ or } V_{CCI}$ ; $I_O = 0 A$	<u>[1]</u>					
		$V_{CC(A)}$ , $V_{CC(B)}$ = 1.2 V to 5.5 V		-	15	-	20	μΑ
		$V_{CC(A)} = 5.5 \text{ V}; V_{CC(B)} = 0 \text{ V}$		-	15	-	20	μΑ
		$V_{CC(A)} = 0 \text{ V}; V_{CC(B)} = 5.5 \text{ V}$		-2	-	-4	-	μΑ
		B port; $V_I = 0 V \text{ or } V_{CCI}$ ; $I_O = 0 A$						
		$V_{CC(A)}$ , $V_{CC(B)} = 1.2 \text{ V to } 5.5 \text{ V}$		-	15	-	20	μΑ
		$V_{CC(B)} = 0 \text{ V}; V_{CC(A)} = 5.5 \text{ V}$		-2	-	-4	-	μΑ
		$V_{CC(B)} = 5.5 \text{ V}; V_{CC(A)} = 0 \text{ V}$		-	15	-	20	μΑ
		A plus B port ( $I_{CC(A)} + I_{CC(B)}$ ); $I_O = 0$ A; $V_I = 0$ V or $V_{CCI}$						
		$V_{CC(A)}$ , $V_{CC(B)} = 1.2 \text{ V to } 5.5 \text{ V}$		-	25	-	30	μΑ
$\Delta I_{CC}$	additional supply	per input; $V_{CC(A)}$ , $V_{CC(B)} = 3.0 \text{ V}$ to 5.5 V						
	current	DIR and $\overline{OE}$ input; DIR or $\overline{OE}$ input at $V_{CC(A)} - 0.6$ V; A port at $V_{CC(A)}$ or GND; B port = open		-	50	-	75	μА
		A port; A port at $V_{CC(A)} - 0.6 \text{ V}$ ; DIR at $V_{CC(A)}$ ; B port = open	<u>[4]</u>	-	50	-	75	μА
		B port; B port at $V_{CC(B)} - 0.6 \text{ V}$ ; DIR at GND; A port = open	<u>[4]</u>	-	50	-	75	μА

<sup>[1]</sup>  $V_{CCI}$  is the supply voltage associated with the data input port.

74LVC\_LVCH8T245\_Q100

<sup>[2]</sup>  $V_{\text{CCO}}$  is the supply voltage associated with the output port.

<sup>[3]</sup> To guarantee the node switches, an external driver must source/sink at least  $I_{BHLO}$  /  $I_{BHHO}$  when the input is in the range  $V_{IL}$  to  $V_{IH}$ .

<sup>[4]</sup> For non-bus hold parts only (74LVC8T245-Q100).

### 10. Dynamic characteristics

Table 8. Typical dynamic characteristics at  $V_{CC(A)} = 1.2 \text{ V}$  and  $T_{amb} = 25 \, ^{\circ}\text{C}_{11}^{(1)}$ 

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 7; for waveforms see Figure 5 and Figure 6.

Symbol	Parameter	Conditions			V <sub>C</sub>	C(B)			Unit
			1.2 V	1.5 V	1.8 V	2.5 V	3.3 V	5.0 V	
t <sub>pd</sub> propagation delay	propagation delay	An to Bn	11.0	8.5	7.4	6.2	5.7	5.4	ns
		Bn to An	11.0	10.0	9.5	9.1	8.9	8.9	ns
t <sub>dis</sub>	disable time	OE to An	9.5	9.5	9.5	9.5	9.5	9.5	ns
		OE to Bn	10.2	8.2	7.8	6.7	7.3	6.4	ns
t <sub>en</sub>	enable time	OE to An	13.5	13.5	13.5	13.5	13.5	13.5	ns
		OE to Bn	13.6	10.3	8.9	7.5	7.1	7.0	ns

<sup>[1]</sup> tpd is the same as tplH and tpHL; tdis is the same as tpLZ and tpHZ; ten is the same as tpZL and tpZH.

Table 9. Typical dynamic characteristics at  $V_{CC(B)} = 1.2 \text{ V}$  and  $T_{amb} = 25 \, ^{\circ}\text{C}_{10}^{1}$ 

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 7; for waveforms see Figure 5 and Figure 6.

U		10							
Symbol	Parameter	Conditions			Vc	C(A)			Unit
			1.2 V	1.5 V	1.8 V	2.5 V	3.3 V	5.0 V	
t <sub>pd</sub>	propagation delay	An to Bn	11.0	10.0	9.5	9.1	8.9	8.8	ns
		Bn to An	11.0	8.5	7.3	6.2	5.7	5.4	ns
t <sub>dis</sub>	disable time	OE to An	9.5	6.8	5.4	3.8	4.1	3.1	ns
		OE to Bn	10.2	9.1	8.6	8.1	7.8	7.8	ns
t <sub>en</sub>	enable time	OE to An	13.5	9.0	6.9	4.8	3.8	3.2	ns
		OE to Bn	13.6	12.5	12.0	11.5	11.4	11.4	ns

<sup>[1]</sup>  $t_{pd}$  is the same as  $t_{PLH}$  and  $t_{PHL}$ ;  $t_{dis}$  is the same as  $t_{PLZ}$  and  $t_{PHZ}$ ;  $t_{en}$  is the same as  $t_{PZL}$  and  $t_{PZH}$ .

Table 10. Typical power dissipation capacitance at  $V_{CC(A)} = V_{CC(B)}$  and  $T_{amb} = 25$  °C[1][2] Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	$V_{CC(A)}$ and $V_{CC(B)}$						
			1.8 V	2.5 V	3.3 V	5.0 V			
$C_{PD}$	power dissipation capacitance	A port: (direction A to B); B port: (direction B to A)	1	1	1	2	pF		
		A port: (direction B to A); B port: (direction A to B)	13	13	13	13	pF		

<sup>[1]</sup>  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ).

 $P_D = C_{PD} \times V_{CC}{}^2 \times f_i \times N + \Sigma (C_L \times V_{CC}{}^2 \times f_o) \text{ where:}$ 

 $f_i$  = input frequency in MHz;

 $f_0$  = output frequency in MHz;

C<sub>L</sub> = load capacitance in pF;

V<sub>CC</sub> = supply voltage in V;

N = number of inputs switching;

 $\Sigma(C_L \times V_{CC}^2 \times f_o)$  = sum of the outputs.

[2]  $f_i = 10 \text{ MHz}; \ V_I = \text{GND to } V_{CC}; \ t_r = t_f = 1 \text{ ns}; \ C_L = 0 \text{ pF}; \ R_L = \infty \ \Omega.$ 

74LVC\_LVCH8T245\_Q100

Table 11. Dynamic characteristics for temperature range -40 °C to +85 °C[1]

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 7; for wave forms see Figure 5 and Figure 6.

0.8 0.7 1.4 1.3 0.4 0.9 0.8 0.7 2 1.4 2	13 22 30 12 34 13 7.1 23.4	ns ns ns ns ns ns
0.8 0.7 1.4 1.3 0.4 0.9 0.8 0.7 2 1.4 2	13 22 30 12 34 13 7.1 23.4	ns ns ns ns ns
0.7 1.4 1.3 0.4 0.9 0.8 0.7 2 1.4 2	22 30 12 34 13 7.1 23.4	ns ns ns ns ns
0.7 1.4 1.3 0.4 0.9 0.8 0.7 2 1.4 2	22 30 12 34 13 7.1 23.4	ns ns ns ns ns
1.4 1.3 0.4 0.9 0.8 0.7 2 1.4 2	30 12 34 13 7.1 23.4	ns ns ns ns
1.3 0.4 0.9 0.8 0.7 2 1.4 2	12 34 13 7.1 23.4	ns ns ns
0.4 0.9 0.8 0.7 2 1.4 2	34 13 7.1 23.4	ns ns
0.9 0.8 0.7 2 1.4 2	7.1 23.4	ns ns
0.8 0.7 2 1.4 2	7.1 23.4	ns
0.7 2 1.4 2	23.4	
0.7 2 1.4 2	23.4	
1.4 2		
	00.0	ns
1.3 1	29.2	ns
	10.3	ns
0.4 2	23.7	ns
0.9 1	10.8	ns
0.6	4.8	ns
0.9	8.8	ns
1.4	9.0	ns
0.9	6.9	ns
1.0 1	10.9	ns
1.0	6.9	ns
0.5	4.4	ns
0.6	6.0	ns
1.6	8.2	ns
0.8	6.3	ns
0.8	8.1	ns
0.9	6.4	ns
0.4	4.2	ns
0.3	4.3	ns
0.3	5.4	ns
	5.7	ns
0.7	6.4	nc
		ns
	1.0 1.0 0.5 0.6 1.6 0.8 0.9 0.4 0.3 0.3	1.0 10.9 1.0 6.9  0.5 4.4 0.6 6.0 1.6 8.2 0.8 6.3 0.8 8.1 0.9 6.4  0.4 4.2 0.3 4.3 0.3 5.4 0.7 5.7

<sup>[1]</sup>  $t_{pd}$  is the same as  $t_{PLH}$  and  $t_{PHL}$ ;  $t_{dis}$  is the same as  $t_{PLZ}$  and  $t_{PHZ}$ ;  $t_{en}$  is the same as  $t_{PZL}$  and  $t_{PZH}$ .

Table 12. Dynamic characteristics for temperature range -40 °C to +125 °C[1]


Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 7; for wave forms see Figure 5 and Figure 6.

Symbol	Parameter	Conditions					V <sub>C</sub>	C(B)					Unit
			1.5 V	± 0.1 V	1 V 1.8 V ± 0.15 V			± 0.2 V	3.3 V	± 0.3 V	0.3 V 5.0 V ±		
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
V <sub>CC(A)</sub> =	1.5 V ± 0.1 V										I		
t <sub>pd</sub>	propagation	An to Bn	1.7	32	1.7	27	1.3	21	1.0	18	8.0	16	ns
	delay	Bn to An	0.9	32	0.9	30	0.8	28	0.7	28	0.7	26	ns
t <sub>dis</sub>	disable time	OE to An	1.5	34	1.5	34	1.5	34	1.5	34	1.4	34	ns
		OE to Bn	2.4	41	2.4	40	1.9	18	1.7	17	1.3	15	ns
t <sub>en</sub>	enable time	OE to An	0.4	40	0.4	40	0.4	40	0.4	40	0.4	40	ns
		OE to Bn	1.8	43	1.8	41	1.5	22	1.2	18	0.9	16	ns
V <sub>CC(A)</sub> =	1.8 V ± 0.15 V												
t <sub>pd</sub>	propagation	An to Bn	1.7	30	1.7	25.9	1.3	13.2	1.0	11.4	0.8	11.1	ns
	delay	Bn to An	0.9	27	0.9	28.8	8.0	27.6	0.7	27.4	0.7	27.4	ns
t <sub>dis</sub>	disable time	OE to An	1.5	34	1.5	33.6	1.5	33.4	1.5	33.3	1.4	33.2	ns
		OE to Bn	2.4	40	2.4	36.2	1.9	17.1	1.7	16.0	1.3	14.3	ns
t <sub>en</sub>	enable time	OE to An	0.4	28	0.4	28	0.4	27.8	0.4	27.7	0.4	27.7	ns
		OE to Bn	1.8	41	1.8	40	1.5	20	1.2	16.6	0.9	14.8	ns
V <sub>CC(A)</sub> =	2.5 V ± 0.2 V												
t <sub>pd</sub>	propagation	An to Bn	1.5	28	1.5	25.4	1.2	13	8.0	10.2	0.6	8.8	ns
	delay	Bn to An	1.2	23	1.2	13.3	1.0	13.1	1.0	12.9	0.9	12.8	ns
t <sub>dis</sub>	disable time	OE to An	1.4	13	1.4	13	1.4	13	1.4	13	1.4	13	ns
		OE to Bn	2.3	37	2.3	33.6	1.8	15	1.7	14.3	0.9	10.9	ns
t <sub>en</sub>	enable time	OE to An	1.0	17.2	1.0	17.2	1.0	17.3	1.0	17.2	1.0	17.3	ns
		OE to Bn	1.7	38	1.7	32.2	1.5	18.1	1.2	14.1	1.0	11.2	ns
$V_{CC(A)} =$	$3.3~V\pm0.3~V$												
$t_{pd}$	propagation	An to Bn	1.5	28	1.5	25.2	1.1	12.8	8.0	10.3	0.5	10.4	ns
	delay	Bn to An	8.0	18	8.0	11.2	8.0	10.2	0.7	10.1	0.6	10	ns
t <sub>dis</sub>	disable time	OE to An	1.6	12.2	1.6	12.2	1.6	12.2	1.6	12.2	1.6	12.2	ns
		OE to Bn	2.1	36	2.1	33	1.7	14.3	1.5	12.6	0.8	10.3	ns
t <sub>en</sub>	enable time	OE to An	0.8	14.1	0.8	14.1	0.8	13.6	8.0	13.2	8.0	13.6	ns
		OE to Bn	1.8	37	1.8	31.7	1.4	18.4	1.1	12.9	0.9	10.9	ns
$V_{CC(A)} =$	$5.0~V\pm0.5~V$												
t <sub>pd</sub>	propagation	An to Bn	1.5	26	1.5	25.4	1.0	12.8	0.7	10	0.4	8.2	ns
	delay	Bn to An	0.7	16	0.7	11	0.4	8.8	0.3	8.5	0.3	8.3	ns
t <sub>dis</sub>	disable time	OE to An	0.3	9.4	0.3	9.4	0.3	9.4	0.3	9.4	0.3	9.4	ns
		OE to Bn	2.0	36	2.0	32.7	1.6	13.7	1.4	12	0.7	9.7	ns
t <sub>en</sub>	enable time	OE to An	0.7	10.9	0.7	10.9	0.7	10.9	0.7	10.9	0.7	10.9	ns
		OE to Bn	1.5	37	1.5	31.6	1.3	18.4	1.0	13.7	0.9	10.7	ns

<sup>[1]</sup>  $t_{pd}$  is the same as  $t_{PLH}$  and  $t_{PHL}$ ;  $t_{dis}$  is the same as  $t_{PLZ}$  and  $t_{PHZ}$ ;  $t_{en}$  is the same as  $t_{PZL}$  and  $t_{PZH}$ .

74LVC\_LVCH8T245\_Q100

#### 11. Waveforms



Measurement points are given in Table 13.

 $V_{OL}$  and  $V_{OH}$  are typical output voltage levels that occur with the output load.

Fig 5. The data input (An, Bn) to output (Bn, An) propagation delay times






Table 13. Measurement points

Supply voltage	Input <sup>[1]</sup>	Output <sup>[2]</sup>							
$V_{CC(A)}, V_{CC(B)}$	V <sub>M</sub>	V <sub>M</sub>	V <sub>X</sub>	V <sub>Y</sub>					
1.2 V to 1.6 V	0.5V <sub>CCI</sub>	0.5V <sub>CCO</sub>	$V_{OL} + 0.1 V$	$V_{OH}-0.1\ V$					
1.65 V to 2.7 V	0.5V <sub>CCI</sub>	0.5V <sub>CCO</sub>	V <sub>OL</sub> + 0.15 V	$V_{OH}-0.15~V$					
3.0 V to 5.5 V	0.5V <sub>CCI</sub>	0.5V <sub>CCO</sub>	$V_{OL}$ + 0.3 $V$	$V_{OH}-0.3~V$					

- [1]  $V_{CCI}$  is the supply voltage associated with the data input port.
- [2]  $V_{CCO}$  is the supply voltage associated with the output port.





Test data is given in Table 14.

R<sub>L</sub> = Load resistance.

 $C_L$  = Load capacitance including jig and probe capacitance.

 $R_T$  = Termination resistance.

 $V_{\text{EXT}}$  = External voltage for measuring switching times.


Fig 7. Load circuitry for switching times

Table 14. Test data


Supply voltage	oltage Input		Load		V <sub>EXT</sub>			
V <sub>CC(A)</sub> , V <sub>CC(B)</sub>	V <sub>I</sub> [1]	Δt/ΔV[2]	CL	RL	t <sub>PLH</sub> , t <sub>PHL</sub>	t <sub>PZH</sub> , t <sub>PHZ</sub>	t <sub>PZL</sub> , t <sub>PLZ</sub> [3]	
1.2 V to 5.5 V	$V_{CCI}$	$\leq$ 1.0 ns/V	15 pF	2 kΩ	open	GND	2V <sub>CCO</sub>	

- [1]  $V_{CCI}$  is the supply voltage associated with the data input port.
- [2]  $dV/dt \ge 1.0 V/ns$ .
- [3]  $V_{CCO}$  is the supply voltage associated with the output port.

### 12. Typical propagation delay characteristics




a. HIGH to LOW propagation delay (A to B)




- c. HIGH to LOW propagation delay (B to A)
- (1)  $V_{CC(B)} = 1.2 \text{ V}.$
- (2)  $V_{CC(B)} = 1.5 \text{ V}.$
- (3)  $V_{CC(B)} = 1.8 \text{ V}.$
- (4)  $V_{CC(B)} = 2.5 \text{ V}.$
- (5)  $V_{CC(B)} = 3.3 \text{ V}.$
- (6)  $V_{CC(B)} = 5.0 \text{ V}.$








b. LOW to HIGH propagation delay (A to B)




d. LOW to HIGH propagation delay (B to A)








c. HIGH to LOW propagation delay (B to A)




- (2)  $V_{CC(B)} = 1.5 \text{ V}.$
- (3)  $V_{CC(B)} = 1.8 \text{ V}.$
- (4)  $V_{CC(B)} = 2.5 \text{ V}.$
- (5)  $V_{CC(B)} = 3.3 \text{ V}.$
- (6)  $V_{CC(B)} = 5.0 \text{ V}.$








b. LOW to HIGH propagation delay (A to B)




d. LOW to HIGH propagation delay (B to A)








c. HIGH to LOW propagation delay (B to A)




- (2)  $V_{CC(B)} = 1.5 \text{ V}.$
- (3)  $V_{CC(B)} = 1.8 \text{ V}.$
- (4)  $V_{CC(B)} = 2.5 \text{ V}.$
- (5)  $V_{CC(B)} = 3.3 \text{ V}.$
- (6)  $V_{CC(B)} = 5.0 \text{ V}.$








b. LOW to HIGH propagation delay (A to B)




d. LOW to HIGH propagation delay (B to A)








c. HIGH to LOW propagation delay (B to A)




<sup>(2)</sup>  $V_{CC(B)} = 1.5 \text{ V}.$ 

(6)  $V_{CC(B)} = 5.0 \text{ V}.$ 



b. LOW to HIGH propagation delay (A to B)




d. LOW to HIGH propagation delay (B to A)





<sup>(3)</sup>  $V_{CC(B)} = 1.8 \text{ V}.$ 

<sup>(4)</sup>  $V_{CC(B)} = 2.5 \text{ V}.$ 


<sup>(5)</sup>  $V_{CC(B)} = 3.3 \text{ V}.$ 








c. HIGH to LOW propagation delay (B to A)




<sup>(2)</sup>  $V_{CC(B)} = 1.5 \text{ V}.$ 

(6)  $V_{CC(B)} = 5.0 \text{ V}.$ 



b. LOW to HIGH propagation delay (A to B)




d. LOW to HIGH propagation delay (B to A)





<sup>(3)</sup>  $V_{CC(B)} = 1.8 \text{ V}.$ 

<sup>(4)</sup>  $V_{CC(B)} = 2.5 \text{ V}.$ 

<sup>(5)</sup>  $V_{CC(B)} = 3.3 \text{ V}.$ 








c. HIGH to LOW propagation delay (B to A)




<sup>(2)</sup>  $V_{CC(B)} = 1.5 \text{ V}.$ 

- (5)  $V_{CC(B)} = 3.3 \text{ V}.$
- (6)  $V_{CC(B)} = 5.0 \text{ V}.$

Fig 13. Typical propagation delay versus load capacitance;  $T_{amb} = 25 \text{ °C}$ ;  $V_{CC(A)} = 5 \text{ V}$ 



b. LOW to HIGH propagation delay (A to B)



d. LOW to HIGH propagation delay (B to A)

<sup>(3)</sup>  $V_{CC(B)} = 1.8 \text{ V}.$ 

<sup>(4)</sup>  $V_{CC(B)} = 2.5 \text{ V}.$ 

### 13. Application information

#### 13.1 Unidirectional logic level-shifting application

The circuit given in <u>Figure 14</u> is an example of the 74LVC8T245-Q100; 74LVCH8T245-Q100 being used in a unidirectional logic level-shifting application.





Table 15. Description unidirectional logic level-shifting application

	• • • • • •	3 Apr
Name	Function	Description
$V_{CC(A)}$	$V_{CC1}$	supply voltage of system-1 (1.2 V to 5.5 V)
GND	GND	device GND
Α	OUT	output level depends on V <sub>CC1</sub> voltage
В	IN	input threshold value depends on $V_{\text{CC2}}$ voltage
DIR	DIR	the GND (LOW level) determines B port to A port direction
$V_{CC(B)}$	$V_{CC2}$	supply voltage of system-2 (1.2 V to 5.5 V)
ŌE	ŌĒ	The GND (LOW level) enables the output ports

#### 13.2 Bidirectional logic level-shifting application

<u>Figure 15</u> shows the 74LVC8T245-Q100; 74LVCH8T245-Q100 being used in a bidirectional logic level-shifting application.



<u>Table 16</u> gives a sequence that illustrates data transmission from system-1 to system-2 and then from system-2 to system-1.

Table 16. Description bidirectional logic level-shifting application[1]

State	DIR CTRL	OE	I/O-1	I/O-2	Description
1	Н	L	output	input	system-1 data to system-2
2	Н	Н	Z	Z	system-2 is getting ready to send data to system-1. I/O-1 and I/O-2 are disabled. The bus-line state depends on bus hold.
3	L	Н	Z	Z	DIR bit is set LOW. I/O-1 and I/O-2 are still disabled. The bus-line state depends on bus hold.
4	L	L	input	output	system-2 data to system-1

<sup>[1]</sup> H = HIGH voltage level; L = LOW voltage level; Z = high-impedance OFF-state.

#### 13.3 Power-up considerations

The device is designed such that no special power-up sequence is required other than GND being applied first.

Table 17. Typical total supply current  $(I_{CC(A)} + I_{CC(B)})$ 

$V_{CC(A)}$	V <sub>CC(B)</sub>	V <sub>CC(B)</sub>								
	0 V	1.8 V	2.5 V	3.3 V	5.0 V					
0 V	0	< 1	< 1	< 1	< 1	μΑ				
1.8 V	< 1	< 2	< 2	< 2	2	μΑ				
2.5 V	< 1	< 2	< 2	< 2	< 2	μΑ				
3.3 V	< 1	< 2	< 2	< 2	< 2	μА				
5.0 V	< 1	2	< 2	< 2	< 2	μΑ				


74LVC\_LVCH8T245\_Q100

Product data sheet

### 14. Package outline

TSSOP24: plastic thin shrink small outline package; 24 leads; body width 4.4 mm

SOT355-1



UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(2)</sup>	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	7.9 7.7	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.5 0.2	8° 0°

#### Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

IEC						
ILC	JEDEC	JEITA		PROJECTION	ISSUE DATE	
	MO-153				<del>99-12-27</del> 03-02-19	
		MO-153	MO-153	MO-153	MO-153	

Fig 16. Package outline SOT355-1 (TSSOP24)

74LVC\_LVCH8T245\_Q100

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved

# DHVQFN24: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 24 terminals; body $3.5 \times 5.5 \times 0.85$ mm

SOT815-1




Fig 17. Package outline SOT815-1 (DHVQFN24)

74LVC\_LVCH8T245\_Q100 All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.