imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



ne<mark>x</mark>peria

Important notice

Dear Customer,

On 7 February 2017 the former NXP Standard Product business became a new company with the tradename **Nexperia**. Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS semiconductors with its focus on the automotive, industrial, computing, consumer and wearable application markets

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Instead of <u>http://www.nxp.com</u>, <u>http://www.philips.com/</u> or <u>http://www.semiconductors.philips.com/</u>, use <u>http://www.nexperia.com</u>

Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use **salesaddresses@nexperia.com** (email)

Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on the version, as shown below:

- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights reserved

Should be replaced with:

- © Nexperia B.V. (year). All rights reserved.

If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or telephone (details via **salesaddresses@nexperia.com**). Thank you for your cooperation and understanding,

Kind regards,

Team Nexperia

Product data sheet

1. General description

The 74LVT241 high-performance BiCMOS device combines low static and dynamic power dissipation with high speed and high output drive.

This device is an octal buffer that is ideal for driving bus lines. The device features two output enables $(1\overline{OE}, 2OE)$, each controlling four of the 3-state outputs.

2. Features

- 3-state buffers
- Octal bus interface
- Input and output interface capability to systems at 5 V supply
- TTL input and output switching levels
- Output capability: +64 mA/-32 mA
- Latch-up protection exceeds 500 mA per JESD78 class II level A
- ESD protection:
 - ◆ HBM JESD22-A114E exceeds 2000 V
 - MM JESD22-A115-A exceeds 200 V
- Bus-hold data inputs eliminate the need for external pull-up resistors for unused inputs
- Live insertion/extraction permitted
- Power-up 3-state
- No bus current loading when output is tied to 5 V bus

3. Ordering information


Table 1.Ordering information

Type number	Package							
	Temperature range	Name	Description	Version				
74LVT241D	–40 °C to +85 °C	SO20	plastic small outline package; 20 leads; body width 7.5 mm	SOT163-1				
74LVT241DB	–40 °C to +85 °C	SSOP20	plastic shrink small outline package; 20 leads; body width 5.3 mm	SOT339-1				
74LVT241PW	–40 °C to +85 °C	TSSOP20	plastic thin shrink small outline package; 20 leads; body width 4.4 mm	SOT360-1				
74LVT241BQ	–40 °C to +85 °C	DHVQFN20	plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 20 terminals; body $2.5 \times 4.5 \times 0.85$ mm	SOT764-1				



3.3 V octal buffer/line driver; 3-state

4. Functional diagram



Pinning information 5.

74LVT241 <u>Io</u> Vcc terminal 1 index area - 8 2 (19 20E 1A0 (18 1Y0 2Y0 3) 20 V_{CC} 10E 1 4 (17 2A0 1A1 19 2OE 1A0 2 (16 1Y1 5) 2Y1 18 1Y0 2Y0 3 6) (15 2A1 1A1 4 17 2A0 1A2 16 1Y1 2Y1 5 2Y2 7) (14 1Y2 74LVT241 1A2 6 15 2A1 (13 2A2 1A3 8) GND⁽¹⁾ 2Y2 7 14 1Y2 2Y3 9) (12 1Y3 1A3 8 13 2A2 (F P 12 1Y3 2Y3 9 GND 2A3 001aah735 11 2A3 GND 10 001aah734 Transparent top view (1) The die substrate is attached to this pad using conductive die attach material. It can not be used as a supply pin or input. Pin configuration for SO20 and (T)SSOP20 Pin configuration for DHVQFN20 Fig 3. Fig 4.

5.1 Pinning

5.2 Pin description

Table 2. Pin o	description	
Symbol	Pin	Description
1 0E	1	output enable input (active LOW)
1A0 to 1A3	2, 4, 6, 8	data input
2A0 to 2A3	17, 15, 13, 11	data input
GND	10	ground (0 V)
1Y0 to 1Y3	18, 16, 14, 12	data output
2Y0 to 2Y3	3, 5, 7, 9	data output
2OE	19	output enable input (active HIGH)
V _{CC}	20	supply voltage

6. Functional description

Table 3.	Function table

Inputs 10E 20E 1An 2An				Outputs		
1 <mark>0E</mark>	20E	1An	2An	1Yn	2Yn	
L	Н	L	L	L	L	
L	Н	Н	Н	Н	Н	
Н	L	Х	Х	Z	Z	

[1] H = HIGH voltage level;

L = LOW voltage level;

X = Don't care;

Z = High impedance "OFF" state.

7. Limiting values

Table 4.Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).[1]

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC}	supply voltage		-0.5	+4.6	V
VI	input voltage		[2] -0.5	+7.0	V
Vo	output voltage	output in OFF or HIGH state	[2] -0.5	+7.0	V
I _{IK}	input clamping current	V ₁ < 0 V	-50	-	mA
Ι _{ΟΚ}	output clamping current	V _O < 0 V	-50	-	mA
lo	output current	output in LOW state	-	128	mA
		output in HIGH state	-64	-	mA
T _{stg}	storage temperature		-65	+150	°C
Tj	junction temperature		-	+150	°C
P _{tot}	total power dissipation	$T_{amb} = -40 \ ^{\circ}C \ to \ +85 \ ^{\circ}C$	[3]	500	mW

[1] The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150 °C.

[2] The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.

For SO20 packages: above 70 °C derate linearly with 8 mW/K.
 For SSOP20 and TSSOP20 packages: above 60 °C derate linearly with 5.5 mW/K.
 For DHVQFN20 packages: above 60 °C derate linearly with 4.5 mW/K.

8. Recommended operating conditions

Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit
V_{CC}	supply voltage		2.7	3.6	V
VI	input voltage		0	5.5	V
I _{OH}	HIGH-level output current		-32	-	mA

NXP Semiconductors

74LVT241

3.3 V octal buffer/line driver; 3-state

le 5. Recommended operating conditions continued					
Parameter	Conditions	Min	Max	Unit	
LOW-level output current		-	32	mA	
	current duty cycle ≤ 50 %; f _i ≥ 1 kHz	-	64	mA	
ambient temperature	in free air	-40	+85	°C	
input transition rise and fall rate	output enabled	0	10	ns/V	
	Parameter LOW-level output current ambient temperature	ParameterConditionsLOW-level output current $$ current duty cycle \leq 50 %; f _i \geq 1 kHzambient temperaturein free air	ParameterConditionsMinLOW-level output currentcurrent duty cycle \leq 50 %; f _i \geq 1 kHz-ambient temperaturein free air-40	ParameterConditionsMinMaxLOW-level output current-32current duty cycle \leq 50 %; f _i \geq 1 kHz-64ambient temperaturein free air-40+85	

9. Static characteristics

Table 6. Static characteristics

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V); $T_{amb} = -40 \degree C$ to +85 °C.

Symbol	Parameter	Conditions	Min	Typ <mark>[1]</mark>	Max	Unit
V _{IK}	input clamping voltage	$V_{CC} = 2.7 \text{ V}; \text{ I}_{IK} = -18 \text{ mA}$	-1.2	-0.9	-	V
V _{IH}	HIGH-level input voltage		2.0	-	-	V
V _{IL}	LOW-level input voltage		-	-	0.8	V
V _{OH}	HIGH-level	V_{CC} = 2.7 V to 3.6 V; I_{OH} = $-100~\mu A$	$V_{CC} - 0.2$	$V_{CC}-0.1$	-	V
	output voltage	$V_{CC} = 2.7 \text{ V}; I_{OH} = -8 \text{ mA}$	2.4	2.5	-	V
		$V_{CC} = 3.0 \text{ V}; \text{ I}_{OH} = -32 \text{ mA}$	2.0	2.2	-	V
V _{OL}	LOW-level output voltage	V_{CC} = 2.7 V; I_{OL} = 100 μ A		0.1	0.2	V
		$V_{CC} = 2.7 \text{ V}; I_{OL} = 24 \text{ mA}$	-	0.3	0.5	V
		$V_{CC} = 3.0 \text{ V}; I_{OL} = 16 \text{ mA}$	-	0.25	0.4	V
		$V_{CC} = 3.0 \text{ V}; I_{OL} = 32 \text{ mA}$	-	0.3	0.5	V
		$V_{CC} = 3.0 \text{ V}; I_{OL} = 64 \text{ mA}$	-	0.4	0.55	V
l _l	input leakage current	control and data pins				
		$V_{CC} = 0 V \text{ or } 3.6 V; V_1 = 5.5 V$	-	1	10	μA
		control pins				
		V_{CC} = 3.6 V; V_{I} = V_{CC} or GND	-	0.1	±1	μA
		data pins	[2]			
		$V_{CC} = 3.6 \text{ V}; \text{ V}_{I} = V_{CC}$	-	0.1	1	μA
		$V_{CC} = 3.6 \text{ V}; \text{ V}_{I} = 0 \text{ V}$	-5	-1	-	μA
I _{OFF}	power-off leakage current	V_{CC} = 0 V; V _I or V _O = 0 V to 4.5 V	-	1	±100	μA
I _{BHL}	bus hold LOW current	$V_{CC} = 3.0 \text{ V}; \text{ V}_{I} = 0.8 \text{ V}$	75	150	-	μA
I _{BHH}	bus hold HIGH current	$V_{CC} = 3.0 \text{ V}; \text{ V}_{I} = 2.0 \text{ V}$	-	-150	-75	μA
I _{BHLO}	bus hold LOW overdrive current	V_{CC} = 3.6 V; V_I = 0 V to 3.6 V	<u>[3]</u> 500	-	-	μA
I _{BHHO}	bus hold HIGH overdrive current	V_{CC} = 3.6 V; V_{I} = 0 V to 3.6 V	<u>[3]</u> _	-	-500	μA
I _{LO}	output leakage current	V_{O} = 5.5 V; V_{CC} = 3.0 V; output HIGH	-	60	125	μA
I _{O(pu/pd)}	power-up/power-down output current	$\label{eq:V_CC} \begin{split} V_{CC} &\leq 1.2 \ V; \ V_O = 0.5 \ V \ to \ V_{CC}; \\ V_I &= GND \ or \ V_{CC}; \ 1\overline{OE}, \ 2OE = don't \ care \end{split}$	<u>[4]</u> _	±1	±100	μA
l _{oz}	OFF-state output current	$V_{CC} = 3.6 \text{ V}; V_O = 3.0 \text{ V}$	-	1	5	μA
		$V_{CC} = 3.6 \text{ V}; V_O = 0.5 \text{ V}$	-5	-1	-	μA

3.3 V octal buffer/line driver; 3-state

Symbol	Parameter	Conditions	Min	Typ <mark>[1]</mark>	Max	Unit
I _{CC}	supply current	V_{CC} = 3.6 V; V_{I} = V_{CC} or GND; I_{O} = 0 A				
		outputs HIGH	-	0.12	0.19	mA
		outputs LOW	-	3	12	mA
		outputs disabled	<u>[5]</u> _	0.12	0.19	mA
ΔI_{CC}	additional supply current	per input pin; V_{CC} = 3.0 V to 3.6 V; one input = V_{CC} – 0.6 V other inputs at V_{CC} or GND	<u>[6]</u> _	0.1	0.25	mA
Cı	input capacitance	$1\overline{OE}$ and 2OE inputs; outputs disabled; V ₁ = 0 V or 3.0 V	-	4	-	pF
C _{I/O}	input/output capacitance	at input/output data pins, outputs disabled; $V_{I/O} = 0 \text{ V or } 3.0 \text{ V}$	-	8	-	pF

Table 6. Static characteristics ...continued

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V); $T_{amb} = -40 \degree C$ to +85 °C.

[1] All typical values are measured at $T_{amb} = 25 \ ^{\circ}C$.

[2] Unused pins at V_{CC} or GND.

[3] This is the bus hold overdrive current required to force the input to the opposite logic state.

[4] This parameter is valid for any V_{CC} between 0 V and 1.2 V with a transition time of up to 10 ms. From V_{CC} = 1.2 V to V_{CC} = 3.3 V \pm 0.3 V a transition time of 100 ms is permitted. This parameter is valid for T_{amb} = +25 °C only.

[5] I_{CC} with the outputs disabled is measured with outputs pulled to V_{CC} or GND.

[6] This is the increase in supply current for each input at the specified voltage level other than V_{CC} or GND.

10. Dynamic characteristics

Table 7. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V). For test circuit see <u>Figure 8</u>; $T_{amb} = -40 \degree C$ to +85 °C.

Symbol	Parameter	Conditions	Min	Typ <mark>[1]</mark>	Max	Unit
t _{PLH}	LOW to HIGH propagation delay	1An to 1Yn, 2An to 2Yn; see <mark>Figure 5</mark>				
		$V_{CC} = 2.7 V$	-	-	4.0	ns
		$V_{CC}=3.3~V\pm0.3~V$	1.0	2.8	3.8	ns
t _{PHL}	HIGH to LOW propagation delay	1An to 1Yn, 2An to 2Yn; see <mark>Figure 5</mark>				
		$V_{CC} = 2.7 V$	-	-	4.0	ns
		$V_{CC}=3.3~V\pm0.3~V$	1.0	2.8	3.8	ns
t _{PZH}	OFF-state to HIGH propagation delay	1OE to 1Yn; see Figure 6				
		$V_{CC} = 2.7 V$	-	-	5.0	ns
		$V_{CC}=3.3~V\pm0.3~V$	1.0	3.2	4.4	ns
		2OE to 2Yn; see Figure 7				
		$V_{CC} = 2.7 V$	-	-	5.6	ns
		$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	1.0	3.8	5.1	ns

3.3 V octal buffer/line driver; 3-state


Table 7. Dynamic characteristics ...continued

Voltages are referenced to GND (ground = 0 V). For test circuit see Figure 8; $T_{amb} = -40 \degree C$ to +85 °C.

Symbol	Parameter	Conditions	Min	Typ <mark>[1]</mark>	Max	Unit
t _{PZL}	OFF-state to LOW propagation delay	1OE to 1Yn; see Figure 6				
		$V_{CC} = 2.7 V$	-	-	4.9	ns
		$V_{CC}=3.3~V\pm0.3~V$	1.0	3.1	4.3	ns
		2OE to 2Yn; see Figure 7				
		$V_{CC} = 2.7 V$	-	-	5.4	ns
		$V_{CC}=3.3~V\pm0.3~V$	1.0	3.8	5.0	ns
t _{PHZ}	HIGH to OFF-state propagation delay	1OE to 1Yn; see Figure 6				
		$V_{CC} = 2.7 V$	-	-	5.4	ns
		$V_{CC}=3.3~V\pm0.3~V$	2.0	3.6	5.2	ns
		2OE to 2Yn; see Figure 7				
		$V_{CC} = 2.7 V$	-	-	5.0	ns
		$V_{CC}=3.3~V\pm0.3~V$	1.0	3.1	4.5	ns
t _{PLZ}	LOW to OFF-state propagation delay	1OE to 1Yn; see Figure 6				
		$V_{CC} = 2.7 V$	-	-	4.3	ns
		$V_{CC}=3.3~V\pm0.3~V$	1.6	2.9	4.2	ns
		2OE to 2Yn; see Figure 7				
		$V_{CC} = 2.7 V$	-	-	4.3	ns
		$V_{CC}=3.3~V\pm0.3~V$	1.0	2.8	4.0	ns

[1] Typical values are measured at T_{amb} = 25 $^\circ C$ and V_{CC} = 3.3 V.


11. Waveforms




NXP Semiconductors

74LVT241

3.3 V octal buffer/line driver; 3-state





Vcc Input Output V_M V_X V_Y V_M 2.7 V to 3.6 V 1.5 V V_{OL} + 0.3 V V_{OH} - 0.3 V 1.5 V

NXP Semiconductors

74LVT241

3.3 V octal buffer/line driver; 3-state




Table 9.Test data

Input			Load V _{EXT}					
VI	f _i	tw	t _r , t _f	RL	CL	t _{PHZ} , t _{PZH}	t _{PLZ} , t _{PZL}	t _{PLH} , t _{PHL}
2.7 V	\leq 10 MHz	500 ns	≤ 2.5 ns	500 Ω	50 pF	GND	6 V	open

12. Package outline




Fig 9. Package outline SOT163-1 (SO20)




Fig 10. Package outline SOT339-1 (SSOP20)





Fig 11. Package outline SOT360-1 (TSSOP20)



DHVQFN20: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 20 terminals; body 2.5 x 4.5 x 0.85 mm SOT764-1

Fig 12. Package outline SOT764-1 (DHVQFN20)

13. Abbreviations

Table 10.	Abbreviations		
Acronym	Description		
BiCMOS	Bipolar Complementary Metal Oxide Semiconductor		
CDM	Charged Device Model		
DUT	Device Under Test		
ESD	ElectroStatic Discharge		
HBM	Human Body Model		
TTL	Transistor-Transistor Logic		

14. Revision history

Table 11. Revision history						
Release date	Data sheet status	Change notice	Supersedes			
20080507	Product data sheet	ECN07_046	74LVT241_2			
 The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors. 						
 Legal texts have been adapted to the new company name where appropriate. 						
 DHVQFN20 	backage added Section 3 "Ord	ering information" a	nd Section 12 "Package outline".			
19980219	Product specification	-	74LVT241_1			
19960529	Product specification	-	-			
	Release date 20080507 • The format of NXP Semicol • Legal texts ha • DHVQFN20 19980219	Release date Data sheet status 20080507 Product data sheet • The format of this data sheet has been reden NXP Semiconductors. • Legal texts have been adapted to the new of DHVQFN20 package added Section 3 "Ord 19980219	Release date Data sheet status Change notice 20080507 Product data sheet ECN07_046 • The format of this data sheet has been redesigned to comply w NXP Semiconductors. Ecnor_046 • Legal texts have been adapted to the new company name where DHVQFN20 package added Section 3 "Ordering information" are 19980219 Product specification -			

15. Legal information

15.1 Data sheet status

Document status[1][2]	Product status ^[3] Definition		
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.	
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.	
Product [short] data sheet	Production	This document contains the product specification.	

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

15.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

15.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or

malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

16. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

3.3 V octal buffer/line driver; 3-state


17. Contents

1	General description 1
2	Features 1
3	Ordering information 1
4	Functional diagram 2
5	Pinning information 3
5.1	Pinning
5.2	Pin description 3
6	Functional description 4
7	Limiting values 4
8	Recommended operating conditions 4
9	Static characteristics 5
10	Dynamic characteristics 6
11	Waveforms 7
12	Package outline 10
13	Abbreviations 14
14	Revision history 14
15	Legal information 15
15.1	Data sheet status 15
15.2	Definitions 15
15.3	Disclaimers
15.4	Trademarks 15
16	Contact information 15
17	Contents 16

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2008.

All rights reserved.



Date of release: 7 May 2008 Document identifier: 74LVT241_3

