

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



### Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







## **74LVU04**

# Hex unbuffered inverter Rev. 7 — 18 September 2014

**Product data sheet** 

#### 1. **General description**

The 74LVU04 is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HCU04.

The 74LVU04 is a general purpose hex inverter. Each of the six inverters is a single stage with unbuffered outputs.

#### **Features and benefits** 2.

- Wide operating voltage: 1.0 V to 5.5 V
- Optimized for low voltage applications: 1.0 V to 3.6 V
- Typical output ground bounce < 0.8 V at V<sub>CC</sub> = 3.3 V and T<sub>amb</sub> = 25 °C
- Typical HIGH-level output voltage (V<sub>OH</sub>) undershoot: > 2 V at V<sub>CC</sub> = 3.3 V and  $T_{amb} = 25 \, ^{\circ}C$
- ESD protection:
  - HBM JESD22-A114F exceeds 2000 V
  - MM JESD22-A115-A exceeds 200 V
- Multiple package options
- Specified from −40 °C to +85 °C and from −40 °C to +125 °C

#### **Applications** 3.

- Linear amplifier
- Crystal oscillator
- Astable multivibrator




### 4. Ordering information

Table 1. Ordering information

**NXP Semiconductors** 


Type number	Package							
	Temperature range	Name	Description	Version				
74LVU04N	–40 °C to +125 °C	DIP14	plastic dual in-line package; 14 leads (300 mil)	SOT27-1				
74LVU04D	-40 °C to +125 °C	SO14	plastic small outline package; 14 leads; body width 3.9 mm	SOT108-1				
74LVU04DB	-40 °C to +125 °C	SSOP14	plastic shrink small outline package; 14 leads; body width 5.3 mm	SOT337-1				
74LVU04PW	-40 °C to +125 °C	TSSOP14	plastic thin shrink small outline package; 14 leads; body width 4.4 mm	SOT402-1				
74LVU04BQ	-40 °C to +125 °C	DHVQFN14	plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 14 terminals; body $2.5 \times 3 \times 0.85$ mm	SOT762-1				

### 5. Functional diagram



### 6. Pinning information

### 6.1 Pinning



### 6.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
1A	1	data input
1Y	2	data output
2A	3	data input
2Y	4	data output
ЗА	5	data input
3Y	6	data output
GND	7	ground (0 V)
4Y	8	data output
4A	9	data input
5Y	10	data output
5A	11	data input
6Y	12	data output
6A	13	data input
V <sub>CC</sub>	14	supply voltage

### 7. Functional description

#### Table 3. Function table[1]

Input nA	Output nY
L	Н
Н	L

[1] H = HIGH voltage level;L = LOW voltage level.

### 8. Limiting values

#### Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Parameter	Conditions		Min	Max	Unit
supply voltage			-0.5	+7.0	V
input clamping current	$V_{I} < -0.5 \text{ V or } V_{I} > V_{CC} + 0.5 \text{ V}$	[1]	-	±20	mA
output clamping current	$V_{\rm O}$ < $-0.5$ V or $V_{\rm O}$ > $V_{\rm CC}$ + $0.5$ V	[1]	-	±50	mA
output current	$V_{O} = -0.5 \text{ V to } (V_{CC} + 0.5 \text{ V})$		-	±25	mA
supply current			-	50	mA
ground current			-50	-	mA
storage temperature			-65	+150	°C
total power dissipation	$T_{amb} = -40  ^{\circ}\text{C} \text{ to } +125  ^{\circ}\text{C}$				
	DIP14 package	[2]	-	750	mW
	SO14 package	[3]	-	500	mW
	(T)SSOP14 package	[4]	-	500	mW
	DHVQFN14 package	[5]	-	500	mW
	supply voltage input clamping current output clamping current output current supply current ground current storage temperature	supply voltage input clamping current $V_I < -0.5 \text{ V or } V_I > V_{CC} + 0.5 \text{ V}$ output clamping current $V_O < -0.5 \text{ V or } V_O > V_{CC} + 0.5 \text{ V}$ output current $V_O = -0.5 \text{ V to } (V_{CC} + 0.5 \text{ V})$ supply current ground current storage temperature total power dissipation $T_{amb} = -40 \text{ °C to } +125 \text{ °C}$ DIP14 package $SO14 \text{ package}$ $SO14 \text{ package}$ $(T)SSOP14 \text{ package}$	supply voltage input clamping current $V_1 < -0.5 \text{ V or } V_1 > V_{CC} + 0.5 \text{ V}$ [1] output clamping current $V_0 < -0.5 \text{ V or } V_0 > V_{CC} + 0.5 \text{ V}$ [1] output current $V_0 = -0.5 \text{ V to } (V_{CC} + 0.5 \text{ V})$ supply current ground current storage temperature total power dissipation	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$

<sup>[1]</sup> The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>[2]</sup>  $P_{tot}$  derates linearly with 12 mW/K above 70 °C.

<sup>[3]</sup> P<sub>tot</sub> derates linearly with 8 mW/K above 70 °C.

<sup>[4]</sup> P<sub>tot</sub> derates linearly with 5.5 mW/K above 60 °C.

<sup>[5]</sup>  $P_{tot}$  derates linearly with 4.5 mW/K above 60 °C.

NXP Semiconductors 74LVU04

Hex unbuffered inverter

### 9. Recommended operating conditions

Table 5. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
V <sub>CC</sub>	supply voltage		[1]	1.0	3.3	5.5	V
VI	input voltage			0	-	V <sub>CC</sub>	V
Vo	output voltage			0	-	V <sub>CC</sub>	V
T <sub>amb</sub>	ambient temperature			-40	+25	+125	°C
$\Delta t/\Delta V$	input transition rise and fall rate	$V_{CC} = 1.0 \text{ V to } 2.0 \text{ V}$		-	-	500	ns/V
		$V_{CC} = 2.0 \text{ V to } 2.7 \text{ V}$		-	-	200	ns/V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		-	-	100	ns/V
		$V_{CC} = 3.6 \text{ V to } 5.5 \text{ V}$		-	-	50	ns/V

<sup>[1]</sup> The static characteristics are guaranteed from  $V_{CC}$  = 1.2 V to  $V_{CC}$  = 5.5 V, but LV devices are guaranteed to function down to  $V_{CC}$  = 1.0 V (with input levels GND or  $V_{CC}$ ).

### 10. Static characteristics

Table 6. Static characteristics

Voltages are referenced to GND (ground = 0 V).

Symbol Parameter		Conditions	-40 °C to +85 °C			-40 °C to	Unit	
			Min	Typ[1]	Max	Min	Max	
V <sub>IH</sub>	HIGH-level input voltage	V <sub>CC</sub> = 1.2 V	1.0	-	-	1.0	-	V
		V <sub>CC</sub> = 2.0 V	1.6	-	-	1.6	-	V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2.4	-	-	2.4	-	V
		V <sub>CC</sub> = 4.5 V to 5.5 V	0.8V <sub>CC</sub>	-	-	0.8V <sub>CC</sub>	-	V
V <sub>IL</sub>	LOW-level input voltage	V <sub>CC</sub> = 1.2 V	-	-	0.2	-	0.2	V
		V <sub>CC</sub> = 2.0 V	-	-	0.4	-	0.4	V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	-	-	0.5	-	0.5	V
		V <sub>CC</sub> = 4.5 V to 5.5 V	-	-	0.2V <sub>CC</sub>	-	0.2V <sub>CC</sub>	V
$V_{OH}$	HIGH-level output voltage	$V_I = V_{IH}$ or $V_{IL}$						
		$I_O = -100 \mu A; V_{CC} = 1.2 V$	-	1.2	-	-	-	V
		$I_O = -100 \mu A; V_{CC} = 2.0 V$	1.8	2.0	-	1.8	-	V
		$I_O = -100 \mu A; V_{CC} = 2.7 V$	2.5	2.7	-	2.5	-	٧
		$I_O = -100 \ \mu A; \ V_{CC} = 3.0 \ V$	2.8	3.0	-	2.8	-	V
		$I_O = -100 \ \mu A; \ V_{CC} = 4.5 \ V$	4.3	4.5	-	4.3	-	٧
		$I_{O} = -6 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.4	2.82	-	2.2	-	٧
		$I_{O} = -12 \text{ mA}; V_{CC} = 4.5 \text{ V}$	3.6	4.2	-	3.5	-	٧

**Table 6.** Static characteristics ...continued Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	-40 °C to +85 °C			-40 °C to	+125 °C	Unit
			Min	Typ[1]	Max	Min	Max	
V <sub>OL</sub>	LOW-level output voltage	$V_I = V_{IH}$ or $V_{IL}$						
		$I_O = 100 \mu A; V_{CC} = 1.2 V$	-	0	-	-	-	V
		$I_O = 100 \mu A; V_{CC} = 2.0 V$	-	0	0.2	-	0.2	V
		$I_O = 100 \mu A; V_{CC} = 2.7 V$	-	0	0.2	-	0.2	V
		$I_O = 100 \ \mu A; \ V_{CC} = 3.0 \ V$	-	0	0.2	-	0.2	V
		$I_O = 100 \ \mu A; \ V_{CC} = 4.5 \ V$	-	0	0.2	-	0.2	V
		$I_O = 6 \text{ mA}; V_{CC} = 3.0 \text{ V}$	-	0.25	0.40	-	0.50	V
		$I_O = 12 \text{ mA}; V_{CC} = 4.5 \text{ V}$	-	0.35	0.55	-	0.65	V
l <sub>1</sub>	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 5.5 \text{ V}$	-	-	1.0	-	1.0	μΑ
I <sub>CC</sub>	supply current	$V_{I} = V_{CC}$ or GND; $I_{O} = 0$ A; $V_{CC} = 5.5$ V	-	-	20.0	-	40	μА
Cı	input capacitance		-	3.5	-	-	-	pF

<sup>[1]</sup> Typical values are measured at  $T_{amb} = 25 \, ^{\circ}C$ .

### 11. Dynamic characteristics

**Table 7. Dynamic characteristics** *GND = 0 V; For test circuit see <u>Figure 7.</u>* 

Symbol	Parameter	Conditions		–40 °C to +85 °C		-40 °C to +125 °C		Unit	
				Min	Typ[1]	Max	Min	Max	
t <sub>pd</sub>	propagation delay	nA, nB to nY; see Figure 6	[2]						
		V <sub>CC</sub> = 1.2 V		-	35	-	-	-	ns
		V <sub>CC</sub> = 2.0 V		-	12	14	-	17	ns
		V <sub>CC</sub> = 2.7 V		-	9	10	-	13	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V; } C_L = 15 \text{ pF}$	[3]	-	6	-	-	-	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	[3]	-	7	8	-	10	ns
		V <sub>CC</sub> = 4.5 V to 5.5 V		-	-	7	-	9	ns
$C_{PD}$	power dissipation capacitance	$C_L = 50 \text{ pF}; f_i = 1 \text{ MHz};$ $V_I = \text{GND to } V_{CC}$	[4]	-	18	-	-	-	pF

<sup>[1]</sup> All typical values are measured at  $T_{amb}$  = 25 °C.

$$P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma (C_L \times V_{CC}^2 \times f_o) \text{ where:}$$

 $f_i$  = input frequency in MHz,  $f_o$  = output frequency in MHz

 $C_L$  = output load capacitance in pF

 $V_{CC}$  = supply voltage in V

N = number of inputs switching


 $\Sigma(C_L \times V_{CC}^2 \times f_o)$  = sum of the outputs.

<sup>[2]</sup>  $t_{pd}$  is the same as  $t_{PLH}$  and  $t_{PHL}$ .

<sup>[3]</sup> Typical values are measured at nominal supply voltage ( $V_{CC} = 3.3 \text{ V}$ ).

<sup>[4]</sup>  $\;\;C_{PD}$  is used to determine the dynamic power dissipation (P\_D in  $\mu W).$ 

### 12. Waveforms




Measurement points are given in Table 8.

V<sub>OL</sub> and V<sub>OH</sub> are typical voltage output levels that occur with the output load.

Fig 6. The input (nA) to output (nY) propagation delays

Table 8. Measurement points

Supply voltage	Input	Output
V <sub>CC</sub>	V <sub>M</sub>	V <sub>M</sub>
< 2.7 V	0.5V <sub>CC</sub>	0.5V <sub>CC</sub>
2.7 V to 3.6 V	1.5 V	1.5 V
≥ 4.5 V	0.5V <sub>CC</sub>	0.5V <sub>CC</sub>



Test data is given in Table 9.

Definitions test circuit:

 $R_T$  = Termination resistance should be equal to output impedance  $Z_0$  of the pulse generator.

 $R_L$  = Load resistance.


C<sub>L</sub> = Load capacitance including jig and probe capacitance.


Fig 7. Test circuit for measuring switching times

Table 9. Test data

Supply voltage	Input					
V <sub>CC</sub>	V <sub>I</sub>	$t_r, t_f$				
< 2.7 V	V <sub>CC</sub>	≤ 2.5 ns				
2.7 V to 3.6 V	2.7 V	≤ 2.5 ns				
≥ 4.5 V	V <sub>CC</sub>	≤ 2.5 ns				

### 13. Transfer characteristics






transconductance

NXP Semiconductors 74LVU04

Hex unbuffered inverter




### 14. Application information

Some applications are:

- Linear amplifier (see Figure 13)
- In crystal oscillator design (see Figure 14)
- Astable multivibrator (see Figure 15)

Remark: All values given are typical unless otherwise specified.



Maximum  $V_{o(p-p)} = V_{CC} - 1.5 \text{ V}$  centered at  $0.5V_{CC}$ .

$$G_v = -\frac{G_{ol}}{I + \frac{RI}{R2}(I + G_{ol})}$$

Gol = open loop gain

G<sub>v</sub> = voltage gain


C<sub>I</sub>, see Figure 16

 $R1 \geq 3~k\Omega,~R2 \leq 1~M\Omega$ 

 $Z_L > 10 \text{ k}\Omega$ ;  $G_{ol} = 20 \text{ (typical)}$ 

Typical unity gain bandwidth product is 5 MHz.

Fig 13. Linear amplifier



C1 = 47 pF (typical)

C2 = 22 pF (typical)

 $R1 = 1 M\Omega$  to  $10 M\Omega$  (typical)

R2 optimum value depends on the frequency and required stability against changes in  $V_{CC}$  or average minimum  $I_{CC}$  ( $I_{CC}$  is typically 2 mA at  $V_{CC}$  = 3 V and  $f_i$  = 1 MHz).

See Table 10 and Table 11

Fig 14. Crystal oscillator


Table 10. External components for oscillator (f < 1 MHz)

All values given are typical and must be used as an initial set-up.

Frequency	R1	R2	C1	C2
10 kHz to 15.9 kHz	2.2 ΜΩ	220 kΩ	56 pF	20 pF
16 kHz to 24.9 kHz	2.2 ΜΩ	220 kΩ	56 pF	10 pF
25 kHz to 54.9 kHz	2.2 ΜΩ	100 kΩ	56 pF	10 pF
55 kHz to 129.9 kHz	2.2 ΜΩ	100 kΩ	47 pF	5 pF
130 kHz to 199.9 kHz	2.2 ΜΩ	47 kΩ	47 pF	5 pF
200 kHz to 349.9 kHz	2.2 ΜΩ	47 kΩ	47 pF	5 pF
350 kHz to 600 kHz	2.2 ΜΩ	47 kΩ	47 pF	5 pF

Table 11. Optimum value for R2

Frequency	R2	Optimum for			
3 kHz 2.0 kΩ		minimum required I <sub>CC</sub>			
	8.0 kΩ	minimum influence due to change in V <sub>CC</sub>			
6 kHz	1.0 kΩ	minimum required I <sub>CC</sub>			
4.7 kΩ		minimum influence due to change in V <sub>CC</sub>			
10 kHz	0.5 kΩ	minimum required I <sub>CC</sub>			
	2.0 kΩ	minimum influence due to change in V <sub>CC</sub>			
14 kHz	0.5 kΩ	minimum required I <sub>CC</sub>			
1.0 kΩ		minimum influence due to change in V <sub>CC</sub>			
>14 kHz	-	replace R2 by C3 with a typical value of 35 pF			




$$f = \frac{I}{T} \approx \frac{I}{2.2RC}$$

$$R_S \approx 2 \times R$$

The average I $_{CC}$  (mA) is approximately 3.5 + 0.05 x f (MHz) x C (pF) at V $_{CC}$  = 3.0 V.

Fig 15. Astable multivibrator



 $V_{CC} = 1.2 \text{ V}$ 

 $V_{CC} = 2.0 \text{ V}$ 

 $V_{CC} = 3.0 \text{ V}$ 


 $T_{amb} = 25 \, ^{\circ}C.$ 

Fig 16. Input capacitance as function of input voltage

### 15. Package outline

DIP14: plastic dual in-line package; 14 leads (300 mil)

SOT27-1



UNIT	A max.	A <sub>1</sub> min.	A <sub>2</sub> max.	b	b <sub>1</sub>	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	e <sub>1</sub>	L	ME	Мн	w	Z <sup>(1)</sup> max.
mm	4.2	0.51	3.2	1.73 1.13	0.53 0.38	0.36 0.23	19.50 18.55	6.48 6.20	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	2.2
inches	0.17	0.02	0.13	0.068 0.044	0.021 0.015	0.014 0.009	0.77 0.73	0.26 0.24	0.1	0.3	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.087

#### Note

1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC		PROJECTION	IOOUL DATE	
SOT27-1	050G04	MO-001	SC-501-14			<del>99-12-27</del> 03-02-13


Fig 17. Package outline SOT27-1 (DIP14)

74LVU04

All information provided in this document is subject to legal disclaimers.

### SO14: plastic small outline package; 14 leads; body width 3.9 mm

SOT108-1



#### Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE	
SOT108-1	076E06	MS-012				<del>99-12-27</del> 03-02-19	


Fig 18. Package outline SOT108-1 (SO14)

74LVU04

All information provided in this document is subject to legal disclaimers.

SSOP14: plastic shrink small outline package; 14 leads; body width 5.3 mm

SOT337-1



UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	<b>A</b> <sub>3</sub>	b <sub>p</sub>	C	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Q	<b>v</b>	w	у	Z <sup>(1)</sup>	θ
mm	2	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	6.4 6.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	1.4 0.9	8° 0°

#### Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE	
SOT337-1		MO-150				<del>99-12-27</del> 03-02-19	

Fig 19. Package outline SOT337-1 (SSOP14)

All information provided in this document is subject to legal disclaimers.

TSSOP14: plastic thin shrink small outline package; 14 leads; body width 4.4 mm

SOT402-1



UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	<b>A</b> <sub>3</sub>	bp	C	D <sup>(1)</sup>	E (2)	е	HE	L	Lp	Q	>	w	у	Z <sup>(1)</sup>	θ
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.72 0.38	8° 0°

#### Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT402-1		MO-153				<del>99-12-27</del> 03-02-18
SO 1402-1		MO-153				

Fig 20. Package outline SOT402-1 (TSSOP14)

74LVU04

All information provided in this document is subject to legal disclaimers.

DHVQFN14: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 14 terminals; body 2.5 x 3 x 0.85 mm SOT762-1




Fig 21. Package outline SOT762-1 (DHVQFN14)

74LVU04

All information provided in this document is subject to legal disclaimers.

### 16. Abbreviations

### Table 12. Abbreviations

Acronym	Description				
CMOS	Complementary Metal Oxide Semiconductor				
ESD	ElectroStatic Discharge				
HBM	Human Body Model				
MM	Machine Model				
TTL	Transistor-Transistor Logic				

### 17. Revision history

### Table 13. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
74LVU04 v.7	20140918	Product data sheet	-	74LVU04 v.6
Modifications:	Descriptive tit	le changed to Hex unbuffered	inverter.	
74LVU04 v.6	20071220	Product data sheet	-	74LVU04 v.5
74LVU04 v.5	20010111	Product specification	-	74LVU04 v.4
74LVU04 v.4	20001218	Product specification	-	74LVU04 v.3
74LVU04 v.3	19980420	Product specification	-	74LVU04 v.1
74LVU04 v.1	19970212	Product specification	-	-

### 18. Legal information

#### 18.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

#### 18.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### 18.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

74LVU04

All information provided in this document is subject to legal disclaimers.

NXP Semiconductors 74LVU04

#### Hex unbuffered inverter

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

#### 18.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

### 19. Contact information

For more information, please visit: <a href="http://www.nxp.com">http://www.nxp.com</a>

For sales office addresses, please send an email to: salesaddresses@nxp.com

**NXP Semiconductors** 



#### Hex unbuffered inverter

### 20. Contents

1	General description
2	Features and benefits 1
3	Applications
4	Ordering information 2
5	Functional diagram 2
6	Pinning information
6.1	Pinning
6.2	Pin description
7	Functional description 4
8	Limiting values 4
9	Recommended operating conditions 5
10	Static characteristics 5
11	Dynamic characteristics 6
12	Waveforms
13	Transfer characteristics 8
14	Application information
15	Package outline
16	Abbreviations
17	Revision history
18	Legal information
18.1	Data sheet status
18.2	Definitions
18.3	Disclaimers
18.4	Trademarks
19	Contact information
20	Contents

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.