



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



April 1998  
Revised October 2004

## 74VCX162601

# Low Voltage 18-Bit Universal Bus Transceivers with 3.6V Tolerant Inputs and Outputs and 26Ω Series Resistors in the B-Port Outputs

### General Description

The VCX162601, 18-bit universal bus transceiver, combines D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes.

Data flow in each direction is controlled by output-enable ( $\overline{OEAB}$  and  $\overline{OEBA}$ ), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. The clock can be controlled by the clock-enable (CLKENAB and CLKENBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is HIGH. When LEAB is LOW, the A data is latched if CLKAB is held at a HIGH-to-LOW logic level. If LEAB is LOW, the A bus data is stored in the latch/flip-flop on the LOW-to-HIGH transition of CLKAB. Output-enable  $\overline{OEAB}$  is active-LOW. When  $\overline{OEAB}$  is HIGH, the outputs are in the HIGH-impedance state.

Data flow for B to A is similar to that of A to B but uses  $\overline{OEBA}$ , LEBA, CLKBA and CLKENBA.

The 74VCX162601 is designed for low voltage (1.4V to 3.6V)  $V_{CC}$  applications with I/O compatibility up to 3.6V. The VCX162601 is also designed with 26Ω series resistors in the B-Port outputs. This design reduces line noise in applications such as memory address drivers, clock drivers, and bus transceivers/transmitters.

### Features

- 1.4V to 3.6V  $V_{CC}$  supply operation
- 3.6V tolerant inputs and outputs
- 26Ω series resistors in B-Port outputs
- $t_{PD}$  (A to B)
  - 3.8 ns max for 3.0V to 3.6V  $V_{CC}$
- Power-down high impedance inputs and outputs
- Supports live insertion/withdrawal (Note 1)
- Static Drive ( $I_{OH}/I_{OL}$  B outputs)
  - ±12 mA @ 3.0V  $V_{CC}$
- Uses patented noise/EMI reduction circuitry
- Latchup performance exceeds 300 mA
- ESD performance:
  - Human body model > 2000V
  - Machine model > 200V

**Note 1:** To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pull-up resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

### Ordering Code:


Order Number	Package Number	Package Description
74VCX162601MTD	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

### Pin Descriptions

Pin Names	Description
$\overline{OEAB}$ , $\overline{OEBA}$	Output Enable Inputs (Active LOW)
LEAB, LEBA	Latch Enable Inputs
CLKAB, CLKBA	Clock Inputs
CLKENAB, CLKENBA	Clock Enable Inputs
A <sub>1</sub> -A <sub>18</sub>	Side A Inputs or 3-STATE Outputs
B <sub>1</sub> -B <sub>18</sub>	Side B Inputs or 3-STATE Outputs

74VCX162601 Low Voltage 18-Bit Universal Bus Transceivers with 3.6V Tolerant Inputs and Outputs and 26Ω Series Resistors in the B-Port Outputs

**Connection Diagram****Function Table (Note 2)**


CLKENAB	OEAB	LEAB	CLKAB	An	Outputs	
					Bn	
X	H	X	X	X	Z	
X	L	H	X	L	L	
X	L	H	X	H	H	
H	L	L	X	X	B0 (Note 3)	
H	L	L	X	X	B0 (Note 3)	
L	L	L	↑	L	L	
L	L	L	↑	H	H	
L	L	L	L	X	B0 (Note 3)	
L	L	L	H	X	B0 (Note 4)	

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial (HIGH or LOW, inputs may not float)

Z = High Impedance

**Note 2:** A-to-B data flow is shown; B-to-A flow is similar but uses  $\overline{OEBA}$ ,  $LEBA$ ,  $CLKBA$ , and  $\overline{CLKENBA}$ .**Note 3:** Output level before the indicated steady-state input conditions were established.**Note 4:** Output level before the indicated steady-state input conditions were established, provided that  $CLKAB$  was HIGH before  $LEAB$  went LOW.**Logic Diagram**

**Absolute Maximum Ratings**(Note 5)

Supply Voltage ( $V_{CC}$ )	-0.5V to +4.6V
DC Input Voltage ( $V_I$ )	-0.5V to +4.6V
Output Voltage ( $V_O$ )	
Outputs 3-STATE	-0.5V to +4.6V
Outputs Active (Note 6)	-0.5 to $V_{CC} + 0.5$ V
DC Input Diode Current ( $I_{IK}$ ) $V_I < 0$ V	-50 mA
DC Output Diode Current ( $I_{OK}$ )	
$V_O < 0$ V	-50 mA
$V_O > V_{CC}$	+50 mA
DC Output Source/Sink Current ( $I_{OH}/I_{OL}$ )	±50 mA
DC $V_{CC}$ or Ground Current per Supply Pin ( $I_{CC}$ or Ground)	±100 mA
Storage Temperature Range ( $T_{STG}$ )	-65°C to +150°C

**Recommended Operating  
Conditions** (Note 7)

Power Supply	
Operating	1.4V to 3.6V
Input Voltage	-0.3V to 3.6V
Output Voltage ( $V_O$ )	
Output in Active States	0V to $V_{CC}$
Output in 3-STATE	0.0V to 3.6V
Output Current in $I_{OH}/I_{OL}$ B Outputs	
$V_{CC} = 3.0$ V to 3.6V	±12 mA
$V_{CC} = 2.3$ V to 2.7V	±8 mA
$V_{CC} = 1.65$ V to 1.95V	±3 mA
$V_{CC} = 1.4$ V to 1.6V	±1 mA
Output Current in $\pm I_{OH}/I_{OL}$ A Outputs	
$V_{CC} = 3.0$ V to 3.6V	±24 mA
$V_{CC} = 2.3$ V to 2.7V	±18 mA
$V_{CC} = 1.65$ V to 2.3V	±6 mA
$V_{CC} = 1.4$ V to 1.6V	±2 mA
Free Air Operating Temperature ( $T_A$ )	-40°C to +85°C
Minimum Input Edge Rate ( $\Delta t/\Delta V$ )	
$V_{IN} = 0.8$ V to 2.0V, $V_{CC} = 3.0$ V	10 ns/V

**Note 5:** The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The Recommended Operating Conditions tables will define the conditions for actual device operation.

**Note 6:**  $I_O$  Absolute Maximum Rating must be observed.

**Note 7:** Floating or unused pin (inputs or I/O's) must be held HIGH or LOW.

**DC Electrical Characteristics**

Symbol	Parameter	Conditions	$V_{CC}$ (V)	Min	Max	Units	
$V_{IH}$	HIGH Level Input Voltage		2.7 - 3.6 2.3 - 2.7 1.65 - 2.3 1.4 - 1.6	2.0 1.6 $0.65 \times V_{CC}$ $0.65 \times V_{CC}$		V	
$V_{IL}$	LOW Level Input Voltage		2.7 - 3.6 2.3 - 2.7 1.65 - 2.3 1.4 - 1.6		0.8 0.7 $0.35 \times V_{CC}$ $0.35 \times V_{CC}$	V	
$V_{OH}$	HIGH Level Output Voltage A Outputs	$I_{OH} = -100 \mu A$	2.7 - 3.6	$V_{CC} - 0.2$			
		$I_{OH} = -6$ mA	2.7	2.2			
		$I_{OH} = -8$ mA	3.0	2.4			
		$I_{OH} = -12$ mA	3.0	2.2			
		$I_{OH} = -100 \mu A$	2.3 - 2.7	$V_{CC} - 0.2$			
		$I_{OH} = -6$ mA	2.3	2.0			
		$I_{OH} = -12$ mA	2.3	1.8			
		$I_{OH} = -18$ mA	2.3	1.7			
		$I_{OH} = -100 \mu A$	1.65 - 2.3	$V_{CC} - 0.2$			
		$I_{OH} = -6$ mA	1.65	1.25			
		$I_{OH} = -100 \mu A$	1.4 - 1.6	$V_{CC} - 0.2$			
		$I_{OH} = -2$ mA	1.4	1.05			

## DC Electrical Characteristics (Continued)

Symbol	Parameter	Conditions	V <sub>CC</sub> (V)	Min	Max	Units
V <sub>OH</sub>	HIGH Level Output Voltage B Outputs	I <sub>OH</sub> = -100 µA	2.7 - 3.6	V <sub>CC</sub> - 0.2		
		I <sub>OH</sub> = -6 mA	2.7	2.2		
		I <sub>OH</sub> = -8 mA	3.0	2.4		
		I <sub>OH</sub> = -12 mA	3.0	2.2		
	I <sub>OH</sub> = -100 µA	I <sub>OH</sub> = -4 mA	2.3 - 2.7	V <sub>CC</sub> - 0.2		
		I <sub>OH</sub> = -6 mA	2.3	2.0		
		I <sub>OH</sub> = -8 mA	2.3	1.8		
		I <sub>OH</sub> = -100 µA	1.65 - 2.3	V <sub>CC</sub> - 0.2		
	I <sub>OH</sub> = -3 mA	I <sub>OH</sub> = -3 mA	1.65	1.25		
		I <sub>OH</sub> = -100 µA	1.4 - 1.6	V <sub>CC</sub> - 0.2		
	I <sub>OH</sub> = -1 mA	1.4	1.05			
V <sub>OL</sub>	LOW Level Output Voltage A Outputs	I <sub>OL</sub> = 100 µA	2.7 - 3.6		0.2	
		I <sub>OL</sub> = 12 mA	2.7		0.4	
		I <sub>OL</sub> = 18 mA	3.0		0.55	
		I <sub>OL</sub> = 24 mA	3.0		0.8	
	I <sub>OL</sub> = 100 µA	I <sub>OL</sub> = 12 mA	2.3 - 2.7		0.2	
		I <sub>OL</sub> = 18 mA	2.3		0.4	
		I <sub>OL</sub> = 6 mA	2.3		0.6	
	I <sub>OL</sub> = 100 µA	I <sub>OL</sub> = 6 mA	1.65 - 2.3		0.2	
		I <sub>OL</sub> = 2 mA	1.65		0.3	
	I <sub>OL</sub> = 100 µA	1.4 - 1.6			0.2	
	I <sub>OL</sub> = 2 mA	1.4			0.35	
V <sub>OL</sub>	LOW Level Output Voltage B Outputs	I <sub>OL</sub> = 100 µA	2.7 - 3.6		0.2	
		I <sub>OL</sub> = 6 mA	2.7		0.4	
		I <sub>OL</sub> = 8 mA	3.0		0.55	
		I <sub>OL</sub> = 12 mA	3.0		0.8	
	I <sub>OL</sub> = 100 µA	I <sub>OL</sub> = 6 mA	2.3 - 2.7		0.2	
		I <sub>OL</sub> = 8 mA	2.3		0.4	
		I <sub>OL</sub> = 6 mA	2.3		0.6	
	I <sub>OL</sub> = 100 µA	I <sub>OL</sub> = 3 mA	1.65 - 2.3		0.2	
		I <sub>OL</sub> = 1 mA	1.65		0.3	
	I <sub>OL</sub> = 100 µA	1.4 - 1.6			0.2	
	I <sub>OL</sub> = 1 mA	1.4			0.35	
I <sub>I</sub>	Input Leakage Current	0V ≤ V <sub>I</sub> ≤ 3.6V	1.4 - 3.6		±5.0	µA
I <sub>OZ</sub>	3-STATE Output Leakage	0V ≤ V <sub>O</sub> ≤ 3.6V V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>	1.4 - 3.6		±10.0	µA
I <sub>OFF</sub>	Power Off Leakage Current	0V ≤ (V <sub>I</sub> , V <sub>O</sub> ) ≤ 3.6V	0		10.0	µA
I <sub>CC</sub>	Quiescent Supply Current	V <sub>I</sub> = V <sub>CC</sub> or GND V <sub>CC</sub> ≤ (V <sub>I</sub> , V <sub>O</sub> ) ≤ 3.6V (Note 8)	1.4 - 3.6		20.0	µA
ΔI <sub>CC</sub>	Increase in I <sub>CC</sub> per Input	V <sub>IH</sub> = V <sub>CC</sub> - 0.6V	1.4 - 3.6		±20.0	µA
			2.7 - 3.6		750	µA

Note 8: Outputs disabled or 3-STATE only.

## AC Electrical Characteristics (Note 9)

Symbol	Parameter	Conditions	$V_{CC}$ (V)	$T_A = -40^\circ C$ to $+85^\circ C$		Units	Figure Number
				Min	Max		
$f_{MAX}$	Maximum Clock Frequency	$C_L = 30 \text{ pF}$	$3.3 \pm 0.3$	250		MHz	
			$2.5 \pm 0.2$	200			
			$1.8 \pm 0.15$	100			
		$C_L = 15 \text{ pF}$	$1.5 \pm 0.1$	80			
$t_{PHL}$ $t_{PLH}$	Propagation Delay B to A	$C_L = 30 \text{ pF}, R_L = 500\Omega$	$3.3 \pm 0.3$	0.8	2.9	ns	Figures 1, 2
			$2.5 \pm 0.2$	1.0	3.5		
			$1.8 \pm 0.15$	1.5	7.0		
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	$1.5 \pm 0.1$	1.0	14.0		Figures 7, 8
$t_{PHL}$ $t_{PLH}$	Propagation Delay A to B	$C_L = 30 \text{ pF}, R_L = 500\Omega$	$3.3 \pm 0.3$	0.8	3.8	ns	Figures 1, 2
			$2.5 \pm 0.2$	1.0	4.6		
			$1.8 \pm 0.15$	1.5	9.2		
		$C_L = 15 \text{ pF}, R_L = 500\Omega$	$1.5 \pm 0.1$	1.0	18.4		Figures 7, 8
$t_{PHL}$ $t_{PLH}$	Propagation Delay Clock to A	$C_L = 30 \text{ pF}, R_L = 500\Omega$	$3.3 \pm 0.3$	0.8	3.5	ns	Figures 1, 2
			$2.5 \pm 0.2$	1.0	4.4		
			$1.8 \pm 0.15$	1.5	8.8		
		$C_L = 15 \text{ pF}, R_L = 500\Omega$	$1.5 \pm 0.1$	1.0	17.6		Figures 7, 8
$t_{PHL}$ $t_{PLH}$	Propagation Delay Clock to B	$C_L = 30 \text{ pF}, R_L = 500\Omega$	$3.3 \pm 0.3$	0.8	4.4	ns	Figures 1, 2
			$2.5 \pm 0.2$	1.0	5.5		
			$1.8 \pm 0.15$	1.5	9.8		
		$C_L = 15 \text{ pF}, R_L = 500\Omega$	$1.5 \pm 0.1$	1.0	19.6		Figures 7, 8
$t_{PHL}$ $t_{PLH}$	Propagation Delay LEBA to A	$C_L = 30 \text{ pF}, R_L = 500\Omega$	$3.3 \pm 0.3$	0.8	3.5	ns	Figures 1, 2
			$2.5 \pm 0.2$	1.0	4.4		
			$1.8 \pm 0.15$	1.5	8.8		
		$C_L = 15 \text{ pF}, R_L = 500\Omega$	$1.5 \pm 0.1$	1.0	17.6		Figures 7, 8
$t_{PHL}$ $t_{PLH}$		$C_L = 30 \text{ pF}, R_L = 500\Omega$	$3.3 \pm 0.3$	0.8	4.4	ns	Figures 1, 2
			$2.5 \pm 0.2$	1.0	5.8		
			$1.8 \pm 0.15$	1.5	9.8		
		$C_L = 15 \text{ pF}, R_L = 500\Omega$	$1.5 \pm 0.1$	1.0	19.6		Figures 7, 8
$t_{PZL}$ $t_{PZH}$	Output Enable Time $\overline{OEBA}$ to A	$C_L = 30 \text{ pF}, R_L = 500\Omega$	$3.3 \pm 0.3$	0.8	3.8	ns	Figures 1, 3, 4
			$2.5 \pm 0.2$	1.0	4.9		
			$1.8 \pm 0.15$	1.5	9.8		
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	$1.5 \pm 0.1$	1.0	19.6		Figures 7, 8, 9, 10
$t_{PZL}$ $t_{PZH}$	Output Enable Time $\overline{OEAB}$ to B	$C_L = 30 \text{ pF}, R_L = 500\Omega$	$3.3 \pm 0.3$	0.8	4.3	ns	Figures 1, 3, 4
			$2.5 \pm 0.2$	1.0	4.9		
			$1.8 \pm 0.15$	1.5	8.8		
		$C_L = 15 \text{ pF}, R_L = 500\Omega$	$1.5 \pm 0.1$	1.0	17.6		Figures 7, 9, 10
$t_{PLZ}$ $t_{PHZ}$	Output Disable Time $\overline{OEBA}$ to A	$C_L = 30 \text{ pF}, R_L = 500\Omega$	$3.3 \pm 0.3$	0.8	3.7	ns	Figures 1, 3, 4
			$2.5 \pm 0.2$	1.0	4.2		
			$1.8 \pm 0.15$	1.5	7.6		
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	$1.5 \pm 0.1$	1.0	15.2		Figures 7, 8, 9, 10
$t_{PLZ}$ $t_{PHZ}$	Output Disable Time $\overline{OEBA}$ to B	$C_L = 30 \text{ pF}, R_L = 500\Omega$	$3.3 \pm 0.3$	0.8	4.3	ns	Figures 1, 3, 4
			$2.5 \pm 0.2$	1.0	4.9		
			$1.8 \pm 0.15$	1.5	8.8		
		$C_L = 15 \text{ pF}, R_L = 500\Omega$	$1.5 \pm 0.1$	1.0	17.6		Figures 7, 9, 10

## AC Electrical Characteristics (Continued)

Symbol	Parameter	Conditions	$V_{CC}$ (V)	$T_A = -40^{\circ}C$ to $+85^{\circ}C$		Units	Figure Number
				Min	Max		
$t_S$	Setup Time	$C_L = 30 \text{ pF}, R_L = 500\Omega$	$3.3 \pm 0.3$	1.5		ns	Figure 6
			$2.5 \pm 0.2$	1.5			
			$1.8 \pm 0.15$	2.5			
	Hold Time	$C_L = 15 \text{ pF}, R_L = 500\Omega$	$1.5 \pm 0.1$	3.0		ns	Figure 6
			$3.3 \pm 0.3$	1.0			
			$2.5 \pm 0.2$	1.0			
$t_W$	Pulse Width	$C_L = 30 \text{ pF}, R_L = 500\Omega$	$1.8 \pm 0.15$	1.0		ns	Figure 5
			$1.5 \pm 0.1$	2.0			
			$3.3 \pm 0.3$	1.5			
			$2.5 \pm 0.2$	1.5			
$t_{OSHL}$ $t_{OSLH}$	Output to Output Skew (Note 10)	$C_L = 30 \text{ pF}, R_L = 500\Omega$	$1.8 \pm 0.15$	4.0		ns	
			$1.5 \pm 0.1$	4.0			
			$3.3 \pm 0.3$		0.5		
			$2.5 \pm 0.2$		0.5		
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	$1.8 \pm 0.15$		0.75		
			$1.5 \pm 0.1$		1.5		

**Note 9:** For  $C_L = 50\text{pF}$ , add approximately 300ps to the AC maximum specification.

**Note 10:** Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW ( $t_{OSHL}$ ) or LOW-to-HIGH ( $t_{OSLH}$ ).

## Dynamic Switching Characteristics

Symbol	Parameter	Conditions	V <sub>CC</sub> (V)	T <sub>A</sub> = +25°C	Units
				Typical	
V <sub>OLP</sub>	Quiet Output Dynamic Peak V <sub>OL</sub> , B to A	C <sub>L</sub> = 30 pF, V <sub>IH</sub> = V <sub>CC</sub> , V <sub>IL</sub> = 0V	1.8	0.25	V
			2.5	0.6	
			3.3	0.8	
V <sub>OLP</sub>	Quiet Output Dynamic Peak V <sub>OL</sub> , A to B	C <sub>L</sub> = 30 pF, V <sub>IH</sub> = V <sub>CC</sub> , V <sub>IL</sub> = 0V	1.8	0.15	V
			2.5	0.25	
			3.3	0.35	
V <sub>OLV</sub>	Quiet Output Dynamic Valley V <sub>OL</sub> , B to A	C <sub>L</sub> = 30 pF, V <sub>IH</sub> = V <sub>CC</sub> , V <sub>IL</sub> = 0V	1.8	-0.25	V
			2.5	-0.6	
			3.3	-0.8	
V <sub>OLV</sub>	Quiet Output Dynamic Valley V <sub>OL</sub> , A to B	C <sub>L</sub> = 30 pF, V <sub>IH</sub> = V <sub>CC</sub> , V <sub>IL</sub> = 0V	1.8	-0.15	V
			2.5	-0.25	
			3.3	-0.35	
V <sub>OHV</sub>	Quiet Output Dynamic Valley V <sub>OH</sub> , B to A	C <sub>L</sub> = 30 pF, V <sub>IH</sub> = V <sub>CC</sub> , V <sub>IL</sub> = 0V	1.8	1.5	V
			2.5	1.9	
			3.3	2.2	
V <sub>OHV</sub>	Quiet Output Dynamic Valley V <sub>OH</sub> , A to B	C <sub>L</sub> = 30 pF, V <sub>IH</sub> = V <sub>CC</sub> , V <sub>IL</sub> = 0V	1.8	1.5	V
			2.5	2.05	
			3.3	2.65	

## Capacitance

Symbol	Parameter	Conditions	T <sub>A</sub> = +25°C	Units
C <sub>IN</sub>	Input Capacitance	V <sub>CC</sub> = 1.8V, 2.5V, or 3.3V, V <sub>I</sub> = 0V or V <sub>CC</sub>	6.0	pF
C <sub>I/O</sub>	Output Capacitance	V <sub>I</sub> = 0V, or V <sub>CC</sub> , V <sub>CC</sub> = 1.8V, 2.5V or 3.3V	7.0	pF
C <sub>PD</sub>	Power Dissipation Capacitance	V <sub>I</sub> = 0V or V <sub>CC</sub> , f = 10 MHz V <sub>CC</sub> = 1.8V, 2.5V or 3.3V	20.0	pF


**AC Loading and Waveforms ( $V_{CC}$   $3.3V \pm 0.3V$  to  $1.8V \pm 0.15V$ )**

FIGURE 1. AC Test Circuit




FIGURE 2. Waveform for Inverting and Non-inverting Functions




FIGURE 3. 3-STATE Output High Enable and Disable Times for Low Voltage Logic




FIGURE 4. 3-STATE Output Low Enable and Disable Times for Low Voltage Logic




FIGURE 5. Propagation Delay, Pulse Width and  $t_{rec}$  Waveforms

FIGURE 6. Setup Time, Hold Time and Recovery Time for Low Voltage Logic

Symbol	$V_{CC}$		
	$3.3V \pm 0.3V$	$2.5V \pm 0.2V$	$1.8V \pm 0.15V$
$V_{mi}$	1.5V	$V_{CC}/2$	$V_{CC}/2$
$V_{mo}$	1.5V	$V_{CC}/2$	$V_{CC}/2$
$V_X$	$V_{OL} + 0.3V$	$V_{OL} + 0.15V$	$V_{OL} + 0.15V$
$V_Y$	$V_{OH} - 0.3V$	$V_{OH} - 0.15V$	$V_{OH} - 0.15V$

### AC Loading and Waveforms ( $V_{CC} 1.5V \pm 0.1V$ )



TEST	SWITCH
$t_{PLH}, t_{PHL}$	Open
$t_{PZL}, t_{PLZ}$	$V_{CC} \times 2$ at $V_{CC} = 1.5V \pm 0.1V$
$t_{PZH}, t_{PHZ}$	GND

FIGURE 7. AC Test Circuit




FIGURE 8. Waveform for Inverting and Non-inverting Functions




FIGURE 9. 3-STATE Output High Enable and Disable Times for Low Voltage Logic





FIGURE 10. 3-STATE Output Low Enable and Disable Times for Low Voltage Logic

Symbol	$V_{CC}$
	$1.5V \pm 0.1V$
$V_{mi}$	$V_{CC}/2$
$V_{mo}$	$V_{CC}/2$
$V_X$	$V_{OL} + 0.1V$
$V_Y$	$V_{OH} - 0.1V$

**74VCX162601 Low Voltage 18-Bit Universal Bus Transceivers with 3.6V Tolerant Inputs and Outputs and 26Ω Series Resistors in the B-Port Outputs**



Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

**LIFE SUPPORT POLICY**

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

[www.fairchildsemi.com](http://www.fairchildsemi.com)