

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









September 2000 Revised November 2002

#### 74VCX32244

# Low Voltage 32-Bit Buffer/Line Driver with 3.6V Tolerant Inputs and Outputs

#### **General Description**

The VCX32244 contains thirty-two non-inverting buffers with 3-STATE outputs to be employed as a memory and address driver, clock driver, or bus oriented transmitter/receiver. The device is nibble (4-bit) controlled. Each nibble has separate 3-STATE control inputs which can be shorted together for 8-bit, 16-bit or full 32-bit operation.

The 74VCX32244 is designed for low voltage (1.2V to 3.6V)  $V_{CC}$  applications with I/O capability up to 3.6V.

The 74VCX32244 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.

#### **Features**

- 1.2V to 3.6V V<sub>CC</sub> supply operation
- 3.6V tolerant inputs and outputs
- t<sub>PD</sub>

2.5 ns max for 3.0V to 3.6V  $\rm V_{\rm CC}$ 

- Power-off high impedance inputs and outputs
- Supports live insertion and withdrawal (Note 1)
- $\blacksquare$  Static Drive (I<sub>OH</sub>/I<sub>OL</sub>)

±24 mA @ 3.0V V<sub>CC</sub>

- Uses patented noise/EMI reduction circuitry
- Latch-up performance exceeds 300 mA
- ESD performance:

Human body model > 2000V

Machine model > 200V

■ Packages in plastic Fine-Pitch Ball Grid Array (FBGA)

**Note 1:** To ensure the high-impedance state during power up or power down,  $O\overline{E}$  should be tied to  $V_{CC}$  through a pull-up resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.


#### **Ordering Code:**

Order Number	Package Number	Package Description
74VCX32244G (Note 2)(Note 3)	BGA96A	96-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide


Note 2: Ordering code "G" indicates Trays.

Note 3: Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

#### **Logic Symbol**



## **Connection Diagram**



(Top Thru View)

## **Pin Descriptions**

Pin Names	Description
<del>OE</del> <sub>n</sub>	Output Enable Input (Active LOW)
I <sub>0</sub> -I <sub>31</sub>	Inputs
O <sub>0</sub> -O <sub>31</sub>	Outputs

#### **FBGA Pin Assignments**

	1	2	3	4	5	6
Α	O <sub>1</sub>	O <sub>0</sub>	OE <sub>1</sub>	OE <sub>2</sub>	I <sub>0</sub>	I <sub>1</sub>
В	O <sub>3</sub>	02	GND	GND	l <sub>2</sub>	l <sub>3</sub>
С	O <sub>5</sub>	O <sub>4</sub>	$V_{CC}$	$V_{CC}$	I <sub>4</sub>	I <sub>5</sub>
D	07	O <sub>6</sub>	GND	GND	I <sub>6</sub>	I <sub>7</sub>
E	O <sub>9</sub>	Ο <sub>8</sub>	GND	GND	I <sub>8</sub>	l <sub>9</sub>
F	O <sub>11</sub>	O <sub>10</sub>	V <sub>CC</sub>	V <sub>CC</sub>	I <sub>10</sub>	I <sub>11</sub>
G	O <sub>13</sub>	O <sub>12</sub>	GND	GND	I <sub>12</sub>	I <sub>13</sub>
Н	O <sub>14</sub>	O <sub>15</sub>	ŌE <sub>4</sub>	ŌE <sub>3</sub>	I <sub>15</sub>	I <sub>14</sub>
J	O <sub>17</sub>	O <sub>16</sub>	OE <sub>5</sub>	ŌE <sub>6</sub>	I <sub>16</sub>	I <sub>17</sub>
K	O <sub>19</sub>	0 <sub>18</sub>	GND	GND	I <sub>18</sub>	I <sub>19</sub>
L	O <sub>21</sub>	O <sub>20</sub>	V <sub>CC</sub>	V <sub>CC</sub>	I <sub>20</sub>	l <sub>21</sub>
M	O <sub>23</sub>	O <sub>22</sub>	GND	GND	l <sub>22</sub>	l <sub>23</sub>
N	O <sub>25</sub>	O <sub>24</sub>	GND	GND	I <sub>24</sub>	l <sub>25</sub>
Р	O <sub>27</sub>	O <sub>26</sub>	$V_{CC}$	$V_{CC}$	I <sub>26</sub>	l <sub>27</sub>
R	O <sub>29</sub>	O <sub>28</sub>	GND	GND	I <sub>28</sub>	l <sub>29</sub>
T	O <sub>30</sub>	O <sub>31</sub>	OE <sub>8</sub>	OE <sub>7</sub>	l <sub>31</sub>	l <sub>30</sub>

## **Truth Tables**

Inp	uts	Outputs
OE <sub>1</sub> I <sub>0</sub> -I <sub>3</sub>		O <sub>0</sub> -O <sub>3</sub>
L	L	L
L	Н	Н
Н	Χ	Z

Inputs		Outputs
OE <sub>2</sub> I <sub>4</sub> -I <sub>7</sub>		O <sub>4</sub> -O <sub>7</sub>
L	L	L
L	Н	Н
Н	X	Z

Inj	outs	Outputs
OE <sub>3</sub> I <sub>8</sub> -I <sub>11</sub>		O <sub>8</sub> -O <sub>11</sub>
L	L	L
L	Н	Н
Н	X	Z

Inp	outs	Outputs
OE <sub>4</sub>	l <sub>12</sub> -l <sub>15</sub>	O <sub>12</sub> -O <sub>15</sub>
L	L	L
L	Н	Н
Н	Χ	Z

Inputs		Outputs
OE <sub>5</sub> I <sub>16</sub> -I <sub>19</sub>		O <sub>16</sub> -O <sub>19</sub>
L	L	L
L	Н	Н
Н	X	Z

Inputs		Outputs	
OE <sub>6</sub>	l <sub>20</sub> -l <sub>23</sub>	O <sub>20</sub> -O <sub>23</sub>	
L	L	L	
L	Н	Н	
Н	X	Z	

Inj	outs	Outputs
OE <sub>7</sub>	l <sub>24</sub> -l <sub>27</sub>	O <sub>24</sub> -O <sub>27</sub>
L	L	L
L	Н	Н
Н	X	Z

Inj	outs	Outputs
OE <sub>8</sub>	l <sub>28</sub> -l <sub>31</sub>	O <sub>28</sub> -O <sub>31</sub>
L	L	L
L	Н	Н
Н	X	Z


- H = HIGH Voltage Level
  L = LOW Voltage Level
  X = Immaterial (HIGH or LOW, inputs may not float)
  Z = High Impedance


## **Functional Description**

The 74VCX32244 contains thirty-two non-inverting buffers with 3-STATE outputs. The device is nibble (4 bits) controlled with each nibble functioning identically, but independent of each other. The control pins may be shorted together to obtain full 32-bit operation. The 3-STATE out-

puts are controlled by an Output Enable  $(\overline{OE}_n)$  input. When  $\overline{OE}_n$  is LOW, the outputs are in the 2-state mode. When  $\overline{OE}_n$  is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the inputs.

## **Logic Diagrams**





Note: Please note that these diagrams are provided only for the understanding of logic operations and should not be used to estimate propagation delays.

#### **Absolute Maximum Ratings**(Note 4)

#### -0.5V to +4.6V Supply Voltage (V<sub>CC</sub>) -0.5V to +4.6V DC Input Voltage $(V_I)$ Output Voltage (V<sub>O</sub>) Outputs 3-STATED -0.5V to +4.6V

Outputs Active (Note 5) -0.5V to  $V_{CC}$  +0.5V DC Input Diode Current ( $I_{IK}$ )  $V_I < 0V$ -50 mA

DC Output Diode Current (I<sub>OK</sub>)

 $V_O < 0V$ -50 mA  $V_O > V_{CC}$ +50 mA

DC Output Source/Sink Current

 $(I_{OH}/I_{OL})$ ±50 mA

DC V<sub>CC</sub> or GND Current per

Supply Pin (I<sub>CC</sub> or GND) ±100 mA Storage Temperature Range  $(T_{STG})$ 

 $-65^{\circ}C$  to  $+150^{\circ}C$ 

#### **Recommended Operating** Conditions (Note 6)

Power Supply

1.2V to 3.6V Operating Input Voltage -0.3V to +3.6V

Output Voltage (V<sub>O</sub>)

Output in Active States 0V to  $V_{CC}$ Output in 3-STATE 0.0V to 3.6V

Output Current in  $I_{OH}/I_{OL}$ 

 $V_{CC} = 3.0V \text{ to } 3.6V$ ±24 mA

 $V_{CC} = 2.3V$  to 2.7V±18 mA  $V_{CC} = 1.65V \text{ to } 2.3V$ ±6 mA

±100 μA  $V_{CC} = 1.2V$ 

-40°C to +85°C

Free Air Operating Temperature (T<sub>A</sub>) Minimum Input Edge Rate ( $\Delta t/\Delta V$ )

 $V_{IN} = 0.8V$  to 2.0V,  $V_{CC} = 3.0V$ 10 ns/V

Note 4: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 5: In Absolute Maximum Rating must be observed.

Note 6: Floating or unused inputs must be held HIGH or LOW.

#### DC Electrical Characteristics (2.7V < V<sub>CC</sub> ≤ 3.6V)

Symbol	Parameter	Conditions	V <sub>CC</sub>	Min	Max	Units
	LUQUI I seed beset Veltere		(V)	0.0		
V <sub>IH</sub>	HIGH Level Input Voltage		2.7 - 3.6	2.0		
			2.3 - 2.7	1.6		
			1.65 - 2.3	0.65 x V <sub>CC</sub>		V
			1.4 - 1.6	0.65 x V <sub>CC</sub>		
			1.2	0.65 x V <sub>CC</sub>		
$V_{IL}$	LOW Level Input Voltage		2.7 - 3.6		8.0	
			2.3 - 2.7		0.7	
			1.65 - 2.3		0.35 x V <sub>CC</sub>	V
			1.4 - 1.6		0.35 x V <sub>CC</sub>	
			1.2		0.05 x V <sub>CC</sub>	
V <sub>OH</sub>	HIGH Level Output Voltage	$I_{OH} = -100  \mu A$	2.7 - 3.6	V <sub>CC</sub> - 0.2		
		$I_{OH} = -12 \text{ mA}$	2.7	2.2		
		$I_{OH} = -18 \text{ mA}$	3.0	2.4		
		$I_{OH} = -24 \text{ mA}$	3.0	2.2		
		$I_{OH} = -100 \mu A$	2.3 - 2.7	V <sub>CC</sub> - 0.2		
		$I_{OH} = -6 \text{ mA}$	2.3	2.0		
		I <sub>OH</sub> = −12 mA	2.3	1.8		V
		$I_{OH} = -18 \text{ mA}$	2.3	1.7		
		$I_{OH} = -100 \mu A$	1.65 - 2.3	V <sub>CC</sub> - 0.2		
		$I_{OH} = -6 \text{ mA}$	1.65	1.25		
		$I_{OH} = -100 \mu A$	1.4 - 1.6	V <sub>CC</sub> - 0.2		
		$I_{OH} = -2 \text{ mA}$	1.4	1.05		
		$I_{OH} = -100 \mu A$	1.2	V <sub>CC</sub> - 0.2		

## DC Electrical Characteristics (Continued)

Symbol	Parameter	Conditions	V <sub>CC</sub>	Min	Max	Units
			(V)			
V <sub>OL</sub>	LOW Level Output Voltage	$I_{OL} = 100 \mu A$	2.7 - 3.6		0.2	
		I <sub>OL</sub> = 12 mA	2.7		0.4	
		I <sub>OL</sub> = 18 mA	3.0		0.4	
		I <sub>OL</sub> = 24 mA	3.0		0.55	
		$I_{OL} = 100 \mu A$	2.3 - 2.7		0.2	
		I <sub>OL</sub> = 12 mA	2.3		0.4	V
		I <sub>OL</sub> = 18 mA	2.3		0.6	V
		$I_{OL} = 100 \mu A$	1.65 - 2.3		0.2	
		I <sub>OL</sub> = 6 mA	1.65		0.3	
		$I_{OL} = 100 \mu A$	1.4 - 1.6		0.2	
		I <sub>OL</sub> = 2 mA	1.4		0.35	
		$I_{OL} = 100 \mu A$	1.2		0.05	
II	Input Leakage Current	$0 \le V_1 \le 3.6V$	1.2 - 3.6		±5.0	μΑ
I <sub>OZ</sub>	3-STATE Output Leakage	0 ≤ V <sub>O</sub> ≤ 3.6V	1.2 - 3.6		±10	μА
		$V_I = V_{IH}$ or $V_{IL}$	1.2 - 5.0		110	μΛ
I <sub>OFF</sub>	Power-OFF Leakage Current	$0 \le (V_I, V_O) \le 3.6V$	0		10	μΑ
I <sub>CC</sub>	Quiescent Supply Current	V <sub>I</sub> = V <sub>CC</sub> or GND	1.2 - 3.6		40	^
		$V_{CC} \le (V_I, V_O) \le 3.6V \text{ (Note 7)}$	1.2 - 3.6		±40	μΑ
$\Delta I_{CC}$	Increase in I <sub>CC</sub> per Input	$V_{IH} = V_{CC} - 0.6V$	2.7 - 3.6		750	μΑ

Note 7: Outputs disabled or 3-STATE only.

## AC Electrical Characteristics (Note 8)

Symbol	Parameter	Conditions	v <sub>cc</sub>	$V_{CC}$ $T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units	Figure
		Conditions	(V)	Min	Max	Units	Number
t <sub>PHL</sub> ,	Propagation Delay	$C_L = 30 \text{ pF}, R_L = 500\Omega$	$3.3 \pm 0.3$	8.0	2.5		
$t_{PLH}$			$2.5 \pm 0.2$	1.0	3.0		Figures 1, 2
			$1.8 \pm 0.15$	1.5	6.0	ns	-,-
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	$1.5 \pm 0.1$	1.0	12.0		Figures
			1.2	1.5	30		5, 6
t <sub>PZL</sub> ,	Output Enable Time	$C_L = 30 \text{ pF}, R_L = 500\Omega$	$3.3 \pm 0.3$	8.0	3.5		
$t_{PZH}$			$2.5 \pm 0.2$	1.0	4.1		Figures 1, 3, 4
			$1.8 \pm 0.15$	1.5	8.2	ns	
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	$1.5 \pm 0.1$	1.0	16.4		Figures
			1.2	1.5	41		5, 6, 7
t <sub>PLZ</sub> ,	Output Disable Time	$C_L = 30 \text{ pF}, R_L = 500\Omega$	$3.3 \pm 0.3$	0.8	3.5		
$t_{PHZ}$			$2.5 \pm 0.2$	1.0	3.8		Figures 1, 3, 4
			$1.8 \pm 0.15$	1.5	6.8		1 ., 0, 4
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	$1.5 \pm 0.1$	1.0	13.6		Figures
			1.2	1.5	34		5, 7, 8

Note 8: For  $C_L = 50_P F$ , add approximately 300 ps to the AC maximum specification.


# **Dynamic Switching Characteristics**

Symbol	Parameter	Conditions	V <sub>CC</sub> (V)	T <sub>A</sub> = +25°C	Units
V <sub>OLP</sub>	Quiet Output Dynamic Peak V <sub>OL</sub>	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	0.25	
			2.5	0.6	V
			3.3	0.8	
V <sub>OLV</sub>	Quiet Output Dynamic Valley V <sub>OL</sub>	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	-0.25	
			2.5	-0.6	V
			3.3	-0.8	
V <sub>OHV</sub>	Quiet Output Dynamic Valley V <sub>OH</sub>	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	1.5	
			2.5	1.9	V
			3.3	2.2	

# Capacitance

Symbol	Parameter	Conditions	$T_A = +25^{\circ}C$	Units
- Cyllibol	i didilietei	Conditions	Typical	Omics
C <sub>IN</sub>	Input Capacitance	$V_{CC} = 1.8, 2.5 V \text{ or } 3.3 V, V_I = 0 V \text{ or } V_{CC}$	6	pF
C <sub>OUT</sub>	Output Capacitance	$V_{I} = 0V \text{ or } V_{CC}, V_{CC} = 1.8V, 2.5V \text{ or } 3.3V$	7	pF
C <sub>PD</sub>	Power Dissipation Capacitance	$V_{I} = 0V \text{ or } V_{CC}, f = 10 \text{ MHz}, V_{CC} = 1.8V, 2.5V \text{ or } 3.3V$	20	pF

# AC Loading and Waveforms (V $_{CC}$ 3.3V $\pm$ 0.3V to 1.8V $\pm$ 0.15V)



TEST	SWITCH
$t_{PLH},t_{PHL}$	Open
$t_{PZL}, t_{PLZ}$	6V at V $_{CC}$ = 3.3 $\pm$ 0.3V; V $_{CC}$ x 2 at V $_{CC}$ = 2.5 $\pm$ 0.2V; 1.8V $\pm$ 0.15V
$t_{PZH}, t_{PHZ}$	GND

FIGURE 1. AC Test Circuit




FIGURE 2. Waveform for Inverting and Non-Inverting Functions




FIGURE 3. 3-STATE Output High Enable and Disable Times for Low Voltage Logic





FIGURE 4. 3-STATE Output Low Enable and Disable Times for Low Voltage Logic

Symbol	V <sub>CC</sub>				
Symbol	$\textbf{3.3V} \pm \textbf{0.3V}$	2.5V ± 0.2V	1.8V ± 0.15V		
$V_{mi}$	1.5V	V <sub>CC</sub> /2	V <sub>CC</sub> /2		
$V_{mo}$	1.5V	V <sub>CC</sub> /2	V <sub>CC</sub> /2		
V <sub>X</sub>	V <sub>OL</sub> +0.3V	V <sub>OL</sub> +0.15V	V <sub>OL</sub> +0.15V		
V <sub>Y</sub>	V <sub>OH</sub> −0.3V	V <sub>OH</sub> −0.15V	V <sub>OH</sub> -0.15V		

# AC Loading and Waveforms (V $_{CC}$ 1.5 $\pm$ 0.1V to 1.2V)



 $t_{PLH}, t_{PHL}$   $t_{PZH}, t_{PHZ}$   $t_{PZL}, t_{PLZ}$ 

TEST	SWITCH
$t_{PLH},t_{PHL}$	Open
$t_{PZL},t_{PLZ}$	$V_{CC}$ x 2 at $V_{CC}$ = 1.5 $\pm$ 0.1V
t <sub>PZH</sub> , t <sub>PHZ</sub>	GND

FIGURE 5. AC Test Circuit




FIGURE 6. Waveform for Inverting and Non-Inverting Functions




FIGURE 7. 3-STATE Output High Enable and Disable Times for Low Voltage Logic





FIGURE 8. 3-STATE Output Low Enable and Disable Times for Low Voltage Logic

Symbol	V <sub>CC</sub>		
<b>C</b> , <b>C</b>	1.5V ± 0.1V		
V <sub>mi</sub>	V <sub>CC</sub> /2		
$V_{mo}$	V <sub>CC</sub> /2		
V <sub>X</sub>	V <sub>OL</sub> +0.1V		
$V_{Y}$	V <sub>OH</sub> -0.1V		

## Physical Dimensions inches (millimeters) unless otherwise noted



#### NOTES:

- A. THIS PACKAGE CONFORMS TO JEDEC M0-205
- B. ALL DIMENSIONS IN MILLIMETERS
- C. LAND PATTERN RECOMMENDATION: NSMD (Non Solder Mask Defined)
  .35MM DIA PADS WITH A SOLDERMASK OPENING OF .45MM CONCENTRIC TO PADS
  D. DRAWING CONFORMS TO ASME Y14.5M-1994

#### BGA96ArevE

#### 96-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide Package Number BGA96A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com