imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



FAIRCHILD

SEMICONDUCTOR[®]

74VCXH162373

Low Voltage 16-Bit Transparent Latch with Bushold and 26 Ω Series Resistors in Outputs

General Description

The VCXH162373 contains sixteen non-inverting latches with 3-STATE outputs and is intended for bus oriented applications. The device is byte controlled. The flip-flops appear to be transparent to the data when the Latch enable (LE) is HIGH. When LE is LOW, the data that meets the setup time is latched. Data appears <u>on</u> the bus when the Output Enable (\overline{OE}) is LOW. When \overline{OE} is HIGH, the outputs are in a high impedance state.

The VCXH162373 data inputs include active bushold circuitry, eliminating the need for external pull-up resistors to hold unused or floating data inputs at a valid logic level.

The VCXH162373 is also designed with 26Ω series resistors in the outputs. This design reduces line noise in applications such as memory address driver, clock drivers and bus transceivers/transmitters.

The 74VCXH162373 is designed for low voltage (1.4V to 3.6V) V_{CC} applications with output compatibility up to 3.6V.

The 74VCXH162373 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.

Features

- 1.4V to 3.6V V_{CC} supply operation
- 3.6V tolerant control inputs and outputs
- Bushold on data inputs eliminates the need for external pull-up/pull-down resistors

January 2000


Revised June 2005

- $\blacksquare 26\Omega \text{ series resistors in outputs}$
- $\blacksquare t_{\mathsf{PD}} (\mathsf{I}_n \text{ to } \mathsf{O}_n)$
- 3.3 ns max for 3.0V to 3.6V V_{CC}
- Static Drive (I_{OH}/I_{OL})
 - ±12 mA @ 3.0V V_{CC}
- Uses patented noise/EMI reduction circuitry
- Latch-up performance exceeds 300 mA
- ESD performance:
 - Human body model > 2000V Machine model > 200V

Ordering Code:

Ordering Number	Package Number	Package Description
74VCXH162373MTD	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide [TUBES]
74VCXH162373MTX (Note 1)		48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide [TAPE and REEL]
Note 1: Use this Order Nur	mber to receive device	s in Tape and Reel.

Logic Symbol



Pin Descriptions

Pin Names	Description
OE _n	Output Enable Input (Active LOW)
LEn	Latch Enable Input
I ₀ —I ₁₅	Bushold Inputs
O ₀ -O ₁₅	Outputs

© 2005 Fairchild Semiconductor Corporation DS500227

Connection Diagram

		· · ·		
0E1 -	1	\bigcirc	48	_ LΕ ₁
o ₀ —	2		47	— I ₀
o ₁ —	3		46	— h
GND -	4		45	- GND
0 ₂ —	5		44	- 1 ₂
o ₃ —	6		43	— I ₃
v _{cc} —	7		42	— v _{cc}
0 ₄ —	8		41	— I ₄
0 ₅ —	9		40	— 1 ₅
GND -	10		39	- GND
o ₆ —	11		38	— 1 ₆
0 ₇ —	12		37	- 1 ₇
°8 —	13		36	- 1 ₈
0 ₉ —	14		35	- I ₉
GND —	15		34	— GND
0 ₁₀ —	16		33	- h ₀
0 ₁₁ —	17		32	- h i
v _{cc} –	18		31	- v _{cc}
0 ₁₂	19		30	- I _{1 2}
0 ₁₃ —	20		29	- 1 _{1 3}
GND -	21		28	- GND
0 ₁₄ —	22		27	— h₄
0 ₁₅	23		26	- h5
OE ₂	24		25	- LE2
			-	•

Functional Description

The 74VCXH162373 contains sixteen edge D-type latches with 3-STATE outputs. The device is byte controlled with each byte functioning identically, but independent of the other. Control pins can be shorted together to obtain full 16-bit operation. The following description applies to each byte. When the Latch Enable (LE_n) input is HIGH, data on the I_n enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time

Truth Tables


	Inputs		Outputs
LE ₁	OE ₁	I ₀ —I ₇	0 ₀ –0 ₇
Х	Н	Х	Z
н	L	L	L
н	L	Н	н
L	L	х	O ₀
	Inputs		Outputs
LE ₂	Inputs \overline{OE}_2	I ₈ –I ₁₅	Outputs O ₈ –O ₁₅
LE ₂ X	•	I ₈ –I ₁₅ X	
	OE ₂		0 ₈ -0 ₁₅
Х	OE ₂	Х	0 ₈ -0 ₁₅ Z

H = HIGH Voltage Level L X Z = LOW Voltage Level

= Immaterial (HIGH or LOW, control inputs may not float)

= High Impedance O0 = Previous O0 before HIGH-to-LOW of Latch Enable

its I input changes. When LE_n is LOW, the latches store information that was present on the I inputs a setup time preceding the HIGH-to-LOW transition on $\text{LE}_{\text{n}}.$ The $3-STATE \ \text{outputs} \ \underline{are} \ \text{controlled} \ \text{by the Output Enable} \\ \overline{(OE_n)} \ \text{input. When } \overline{OE_n} \ \underline{is \ LOW} \ \text{the standard outputs are in}$ the 2-state mode. When $\overline{\text{OE}}_n$ is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the latches.



015 Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Q1

Absolute Maximum Ratings(Note 2)

Recommended Operating

Supply Voltage (V _{CC})	-0.5V to +4.6V
DC Input Voltage (VI)	-0.5V to 4.6V
Output Voltage (V _O)	
Outputs 3-STATED	-0.5V to +4.6V
Outputs Active (Note 3)	-0.5V to V _{CC} +0.5V
DC Input Diode Current (I_{IK}) $V_I < 0V$	–50 mA
DC Output Diode Current (I _{OK})	
$V_{O} < 0V$	–50 mA
$V_{O} > V_{CC}$	+50 mA
DC Output Source/Sink Current	
(I _{OH} /I _{OL})	±50 mA
DC V _{CC} or GND Current per	
Supply Pin (I _{CC} or GND)	±100 mA
Storage Temperature Range (T_{STG})	-65°C to +150°C

Conditions (Note 4)	'Y
Power Supply	
Operating	1.4V to 3.6V
Input Voltage	-0.3V to V _{CC}
Output Voltage (V _O)	
Output in Active States	0V to V_{CC}
Output in 3-STATE	0.0V to 3.6V
Output Current in I _{OH} /I _{OL}	
V _{CC} = 3.0V to 3.6V	±12 mA
$V_{CC} = 2.3V$ to 2.7V	±8 mA
V _{CC} = 1.65V to 2.3V	±3 mA
$V_{CC} = 1.4V$ to 1.6V	±1 mA
Free Air Operating Temperature (T_A)	-40°C to +85°C
Minimum Input Edge Rate ($\Delta t / \Delta V$)	
V_{IN} = 0.8V to 2.0V, V_{CC} = 3.0V	10 ns/V

74VCXH162373

Note 2: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 3: I_O Absolute Maximum Rating must be observed.

Note 4: Floating or unused control inputs must be held HIGH or LOW.

DC Electrical Characteristics

Symbol	Parameter	Conditions	V _{CC} (V)	Min	Max	Units
V _{IH}	HIGH Level Input Voltage		2.7 - 3.6	2.0		
			2.3 - 2.7	1.6		v
			1.65 - 2.3	$0.65 \times V_{CC}$		v
			1.4 - 1.6	$0.65 \times V_{CC}$		
VIL	LOW Level Input Voltage		2.7 - 3.6		0.8	
			2.3 - 2.7		0.7	v
			1.65 - 2.3		$0.35 \times V_{CC}$	v
			1.4 - 1.6		$0.35 \times V_{\rm CC}$	
V _{OH}	HIGH Level Output Voltage	I _{OH} = -100 μA	2.7 - 3.6	V _{CC} - 0.2		
		$I_{OH} = -6 \text{ mA}$	2.7	2.2		
		$I_{OH} = -8 \text{ mA}$	3.0	2.4		
		$I_{OH} = -12 \text{ mA}$	3.0	2.2		
		I _{OH} = -100 μA	2.7 - 3.6	V _{CC} - 0.2		
		$I_{OH} = -4 \text{ mA}$	2.3	2.0		v
		$I_{OH} = -6 \text{ mA}$	2.3	1.8		v
		$I_{OH} = -8 \text{ mA}$	2.3	1.7		
		I _{OH} = -100 μA	1.65 - 2.3	V _{CC} - 0.2		
		$I_{OH} = -3 \text{ mA}$	1.65	1.25		
		I _{OH} = -100 μA	1.4 - 1.6	V _{CC} - 0.2		
		$I_{OH} = -1 \text{ mA}$	1.4	1.05		

Symbol	Paramete	r	Conditions	V _{CC} (V)	Min	Max	Unit
V _{OL}	LOW Level Output Voltage		I _{OL} = 100 μA	2.7 - 3.6		0.2	
			I _{OL} = 6 mA	2.7		0.4	
			I _{OL} = 8 mA	3.0		0.55	
			I _{OL} = 12 mA	3.0		0.8	
			I _{OL} = 100 μA	2.3 - 2.7		0.2	1
			I _{OL} = 6 mA	2.3		0.4	V
			I _{OL} = 8 mA	2.3		0.6	
			I _{OL} = 100 μA	1.65 - 2.3		0.2	
			I _{OL} = 3 mA	1.65		0.3	
			I _{OL} = 100 μA	1.4 - 1.6		0.2	
			I _{OL} = 1 mA	1.4		0.35	
l _l	Input Leakage Current	Control Pins	$0 \leq V_l \leq 3.6V$	1.4 - 3.6		±5.0	μA
		Data Pins	$V_I = V_{CC}$ or GND	1.4 - 3.6		±5.0	μA
I _{I(HOLD)}	Bushold Input Minimum	•	$V_{IN} = 0.8V$	3.0	75		
	Drive Hold Current		$V_{IN} = 2.0V$	3.0	-75		
			$V_{IN} = 0.7V$	2.3	45		μA
			$V_{IN} = 1.6V$	2.3	-45		μΛ
			$V_{IN} = 0.57V$	1.65	25		
			$V_{IN} = 1.07V$	1.65	-25		
I _{I(OD)}	Bushold Input Over-Drive		(Note 5)	3.6	450		
	Current to Change State		(Note 6)	3.6	-450		
			(Note 5)	2.7	300		μA
			(Note 6)	2.7	-300		μu
			(Note 5)	1.95	200		
			(Note 6)	1.95	-200		
l _{oz}	3-STATE Output Leakage		$0 \le V_O \le 3.6V$	1.4 - 3.6		±10	μA
			$V_{I}=V_{IH} \text{ or } V_{IL}$	1.4 0.0		10	μ
I _{OFF}	Power-OFF Leakage Curren	t	$0 \leq (V_O) \leq 3.6V$	0		10	μA
Icc	Quiescent Supply Current		$V_I = V_{CC}$ or GND	1.4 - 3.6		20	μA
			$V_{CC} \leq (V_O) \leq 3.6V \ (Note \ 7)$	1.4 - 3.6		±20	
ΔI_{CC}	Increase in I _{CC} per Input		$V_{IH} = V_{CC} - 0.6V$	2.7 - 3.6		750	μA

Note 6: An external driver must sink at least the specified current to switch from HIGH-to-LOW.

Note 7: Outputs disabled or 3-STATE only.

Symbol	Parameter	Conditions	V_{CC} $T_A = -40^{\circ}C$		C to +85°C Units		Figure
Symbol	i arameter	Conditions	(V)	Min	Max	Units	Number
t _{PHL}	Propagation Delay	$C_L = 30 \text{ pF}, \text{ R}_L = 500 \Omega$	$\textbf{3.3}\pm\textbf{0.3}$	0.8	3.3		
t _{PLH}	I _n to O _n		2.5 ± 0.2	1.0	4.5		Figures 1, 2
			1.8 ± 0.15	1.5	9.0	ns	.,_
		$C_L = 30 \text{ pF}, \text{ R}_L = 2k\Omega$	1.5 ± 0.1	1.0	18.0		Figures 7, 8
t _{PHL}	Propagation Delay	$C_{L} = 30 \text{ pF}, R_{L} = 500 \Omega$	$\textbf{3.3}\pm\textbf{0.3}$	0.8	3.6		
t _{PLH}	LE to On		2.5 ± 0.2	1.0	4.9		Figures 1, 2
			1.8 ± 0.15	1.5	9.8	ns	1, 2
		$C_L = 30 \text{ pF}, \text{R}_L = 500 \Omega \qquad \qquad 1.5 \pm 0.1 \qquad 1.0 \qquad 19.6$		Figures 7, 8			
t _{PZL}	Output Enable Time	$C_L = 30 \text{ pF}, \text{ R}_L = 500 \Omega$	$\textbf{3.3}\pm\textbf{0.3}$	0.8	3.9		_
t _{PZH}			2.5 ± 0.2	1.0	5.4		Figures 1, 3, 4
			1.8 ± 0.15	1.5	9.8	ns	1, 0, 4
		$C_L = 30 \text{ pF}, \text{ R}_L = 2k\Omega$	1.5 ± 0.1	1.0	19.6		Figures 7, 9, 10
t _{PLZ}	Output Disable Time	$C_L = 30 \text{ pF}, \text{ R}_L = 500 \Omega$	$\textbf{3.3}\pm\textbf{0.3}$	0.8	4.0		
t _{PHZ}			$\textbf{2.5}\pm\textbf{0.2}$	1.0	4.4	ns	Figures 1, 3, 4
			1.8 ± 0.15	1.5	7.9		
		$C_L=30 \text{ pF}, R_L=2k\Omega$	1.5 ± 0.1	1.0	15.8		Figures 7, 9, 10
ts	Setup Time	$C_L = 30 \text{ pF}, R_L = 500\Omega$	$\textbf{3.3}\pm\textbf{0.3}$	1.5			
			$\textbf{2.5}\pm\textbf{0.2}$	1.5			-
			1.8 ± 0.15	2.5		ns	Figure 6
		$C_L = 30 \text{ pF}, \text{ R}_L = 500 \Omega$	1.5 ± 0.1	3.0			
tн	Hold Time	$C_L = 30 \text{ pF}, \text{ R}_L = 500 \Omega$	$\textbf{3.3}\pm\textbf{0.3}$	1.0			
			2.5 ± 0.2	1.0			Ciauna (
			1.8 ± 0.15	1.0		ns	Figure 6
		$C_L=30 \text{ pF}, R_L=500\Omega$	1.5 ± 0.1	2.0			
tw	Pulse Width	$C_L = 30 \text{ pF}, \text{ R}_L = 500 \Omega$	$\textbf{3.3}\pm\textbf{0.3}$	1.5			
			2.5 ± 0.2	1.5		ns	Figure
			1.8 ± 0.15	4.0		115	rigules
		$C_L=30 \text{ pF, } R_L=500\Omega$	1.5 ± 0.1	4.0			
t _{OSHL}	Output to Output Skew	$C_L = 30 \text{ pF}, \text{ R}_L = 500 \Omega$	$\textbf{3.3}\pm\textbf{0.3}$		0.5		
toslh	(Note 9)		$\textbf{2.5}\pm\textbf{0.2}$		0.5	20	
			1.8 ± 0.15		0.75	ns	
		$C_{L} = 30 \text{ pF}, R_{L} = 2k\Omega$	1.5 ± 0.1		1.5		


Note 8: For $C_L = 50_PF$, add approximately 300 ps to the AC maximum specification.

Note 9: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}).

74VCXH162373

Symbol	ymbol Parameter Conditions	V _{cc}	$T_A = +25^{\circ}C$	Units		
Symbol	i arameter		Conditions	(V)	Typical	onia
V _{OLP}	Quiet Output Dynamic Peak V _{OL}	C _L = 3	$30 \text{ pF, } \text{V}_{\text{IH}} = \text{V}_{\text{CC}}, \text{V}_{\text{IL}} = 0\text{V}$	1.8	0.15	
				2.5	0.25	V
				3.3	0.35	
V _{OLV}	Quiet Output Dynamic Valley V _{OL}	C _L = 3	$30 \text{ pF, } \text{V}_{\text{IH}} = \text{V}_{\text{CC}}, \text{V}_{\text{IL}} = 0\text{V}$	1.8	-0.15	
				2.5	-0.25	V
				3.3	-0.35	
V _{OHV}	Quiet Output Dynamic Valley VOH	C _L = 3	$30 \text{ pF, } \text{V}_{\text{IH}} = \text{V}_{\text{CC}}, \text{V}_{\text{IL}} = 0\text{V}$	1.8	1.55	
				2.5	2.05	V
				3.3	2.65	
Capac	citance					
Symbol	Parameter		Conditions		$T_A = +25^{\circ}C$	Unit
•					Typical	

-,			Typical	
C _{IN}	Input Capacitance	$V_{CC} = 1.8V$, 2.5V or 3.3V, $V_I = 0V$ or V_{CC}	6	pF
C _{OUT}	Output Capacitance	$V_I = 0V \text{ or } V_{CC}, V_{CC} = 1.8V, 2.5V \text{ or } 3.3V$	7	pF
C _{PD}	Power Dissipation Capacitance	$V_I = 0V \text{ or } V_{CC}, f = 10 \text{ MHz},$	20	pF
		V _{CC} = 1.8V, 2.5V or 3.3V		



74VCXH162373

