imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



January 2000 Revised June 2005 74VCXH16373 Low Voltage 16-Bit Transparent Latch with Bushold

74VCXH16373 Low Voltage 16-Bit Transparent Latch with Bushold

General Description

FAIRCHILD

The VCXH16373 contains sixteen non-inverting latches with 3-STATE outputs and is intended for bus oriented applications. The device is byte controlled. The flip-flops appear to be transparent to the data when the Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup time is latched. Data appears on the bus when the Output Enable (\overline{OE}) is LOW. When \overline{OE} is HIGH, the outputs are in a high impedance state.

The VCXH16373 data inputs include active bushold circuitry, eliminating the need for external pull-up resistors to hold unused or floating data inputs at a valid logic level.

The 74VCXH16373 is designed for low voltage (1.2V to 3.6V) V_{CC} applications with output compatibility up to 3.6V.

The 74VCXH16373 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.

Features

- 1.2V to 3.6V V_{CC} supply operation
- 3.6V tolerant control inputs and outputs
- Bushold on data inputs eliminates the need for external pull-up/pull-down resistors
- $\blacksquare t_{\mathsf{PD}} (\mathsf{I}_{\mathsf{n}} \text{ to } \mathsf{O}_{\mathsf{n}})$
- 3.0 ns max for 3.0V to 3.6V $\rm V_{CC}$
- Static Drive (I_{OH}/I_{OL})
- ± 24 mA @ 3.0V V_{CC}
- Uses patented noise/EMI reduction circuitry
- Latch-up performance exceeds 300 mA
- ESD performance: Human body model > 2000V Machine model > 200V
- Also packaged in plastic Fine-Pitch Ball Grid Array (FBGA) (Preliminary)


Ordering Code:

Order Number	Package Number	Package Description
74VCXH16373G (Note 1)(Note 2)	BGA54A (Preliminary)	54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide
74VCXH16373MTD (Note 2)	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Note 1: Ordering Code "G" indicates Tray.

Note 2: Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

Logic Symbol



74VCXH16373

Connection I	Diagrams	
Pin As	signment for TS	SOP
Pin As \overline{DE}_1	signment for TS 1 48 2 47 3 46 4 45 5 44 6 43 7 42 8 41 9 40 10 39 11 38 12 37 13 36 14 35 15 34 16 33	SOP LE ₁ - U ₀ - U ₁ - GND - U ₂ - U ₃ - V ₂ CC - U ₄ - U ₅ - CND - U ₆ - U ₇ - U ₈ - U ₇ - U ₈ - U ₉ - U ₁ - U ₁ - U ₁ - U ₁ - U ₂ - U ₁ - U ₁ - U ₁ - U ₂ - U ₁ - U ₁ - U ₂ - U ₁ - U ₁ - U ₁ - U ₂ - U ₁ -
0 ₁₁ - V _{CC} - 0 ₁₂ - 0 ₁₃ - 0 ₁₄ - 0 ₁₅ - 0 _{E₂} -	17 32 18 31 19 30 20 29 21 28 22 27 23 26 24 25	
Pin As	ssignment for F	
А С Н С Н С Н С Г		¢ 0000000000

(Top Thru View)

Pin Descriptions

Pin Names	Description	
0E _n	Output Enable Input (Active LOW)	
LEn	Latch Enable Input	
I ₀ —I ₁₅	Bushold Inputs	
O ₀ -O ₁₅	Outputs	
NC	No Connect	

FBGA Pin Assignments

	1	2	3	4	5	6
Α	O ₀	NC	OE ₁	LE ₁	NC	I ₀
В	0 ₂	0 ₁	NC	NC	I ₁	l ₂
С	O ₄	O ₃	V _{CC}	V _{CC}	I ₃	I ₄
D	O ₆	O ₅	GND	GND	I ₅	I ₆
E	0 ₈	0 ₇	GND	GND	1 ₇	I ₈
F	O ₁₀	O ₉	GND	GND	l ₉	I ₁₀
G	O ₁₂	O ₁₁	V _{CC}	V _{CC}	I ₁₁	I ₁₂
н	0 ₁₄	0 ₁₃	NC	NC	I ₁₃	I ₁₄
J	O ₁₅	NC	OE ₂	LE ₂	NC	I ₁₅

Truth Tables


	Inputs		Outputs
LE ₁	OE ₁	I ₀ –I ₇	0 ₀ –0 ₇
Х	Н	Х	Z
н	L	L	L
н	L	н	н
L	L	Х	O ₀
	Inputs		Outputs
LE ₂	$\frac{\text{Inputs}}{\text{OE}_2}$	I ₈ –I ₁₅	Outputs O ₈ –O ₁₅
LE ₂	-	I ₈ –I ₁₅ X	-
	0E ₂		0 ₈ -0 ₁₅
х	OE ₂	х	0 ₈ -0 ₁₅ Z


Functional Description

The 74VCXH16373 contains sixteen edge D-type latches with 3-STATE outputs. The device is byte controlled with each byte functioning identically, but independent of the other. Control pins can be shorted together to obtain full 16-bit operation. The following description applies to each byte. When the Latch Enable (LE_n) input is HIGH, data on the I_n enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time

its I input changes. When LE_n is LOW, the latches store information that was present on the l inputs a setup time preceding the HIGH-to-LOW transition on LE_n . The 3-STATE outputs are controlled by the Output Enable (\overline{OE}_n) input. When \overline{OE}_n is LOW the standard outputs are in the 2-state mode. When $\overline{\text{OE}}_n$ is HIGH, the standard outputs are in the high impedance mode but this does not interfere

Logic Diagram





Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings(Note 3)

Supply Voltage (V _{CC})	-0.5V to +4.6V
DC Input Voltage (VI)	-0.5V to 4.6V
Output Voltage (V _O)	
Outputs 3-STATED	-0.5V to +4.6V
Outputs Active (Note 4)	–0.5V to V _{CC} +0.5V
DC Input Diode Current (I _{IK}) V _I < 0V	–50 mA
DC Output Diode Current (I _{OK})	
$V_{O} < 0V$	–50 mA
$V_{O} > V_{CC}$	+50 mA
DC Output Source/Sink Current	
(I _{OH} /I _{OL})	±50 mA
DC V _{CC} or GND Current per	
Supply Pin (I _{CC} or GND)	±100 mA
Storage Temperature Range (T_{STG})	–65°C to +150°C

Recommended Operating

Conditions (Note 5)

Power Supply	
Operating	1.2V to 3.6V
Input Voltage	-0.3V to +3.6V
Output Voltage (V _O)	
Output in Active States	0V to V _{CC}
Output in "OFF" State	0V to 3.6V
Output Current in I _{OH} /I _{OL}	
V _{CC} = 3.0V to 3.6V	±24 mA
V _{CC} = 2.3V to 2.7V	±18 mA
V _{CC} = 1.65V to 2.3V	±6 mA
V _{CC} = 1.4V to 1.6V	±2 mA
$V_{CC} = 1.2V$	±100 μA
Free Air Operating Temperature (T _A)	-40°C to +85°C
Minimum Input Edge Bate (At/AV)	

Minimum Input Edge Rate ($\Delta t/\Delta V$)

$V_{IN} = 0.8V$ to 2.0V, $V_{CC} = 3.0V$ 10 ns/V

Note 3: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The 'Recommended Operating Conditions' table will define the conditions for actual device operation.

Note 4: I_{O} Absolute Maximum Rating must be observed.

Note 5: Floating or unused inputs must be held HIGH or LOW.

Parameter	Conditions	V _{CC}	Min	Max	Units
HIGH Level Input Voltage			2.0		
That Eever input voltage					
					v
					v
I OW Level Input Voltage			0.00 × 000	0.8	
Lott Lotel input voltage					
					v
					•
HIGH Level Output Voltage	lou = -100 µA		$V_{00} = 0.2$	0.00 / 100	
	* ···				
	-				
	-				
					v
	* ···				
	* ···		1.25		
		1.4 – 1.6	V _{CC} - 0.2		
		1.4	1.05		
	I _{OH} = -100 μA	1.2	V _{CC} - 0.2		
	Parameter HIGH Level Input Voltage LOW Level Input Voltage HIGH Level Output Voltage	HIGH Level Input Voltage	$\begin{tabular}{ c c c c c } \hline Parameter & Conditions & (V) \\ \hline HiGH Level Input Voltage & 2.7 - 3.6 \\ & 2.3 - 2.7 \\ & 1.65 - 2.3 \\ & 1.4 - 1.6 \\ & 1.2 \\ \hline LOW Level Input Voltage & 2.7 - 3.6 \\ & 2.3 - 2.7 \\ & 1.65 - 2.3 \\ & 1.4 - 1.6 \\ & 1.2 \\ \hline HiGH Level Output Voltage & I_{OH} = -100 \ \mu A & 2.7 - 3.6 \\ & I_{OH} = -12 \ m A & 2.7 \\ & I_{OH} = -18 \ m A & 3.0 \\ & I_{OH} = -24 \ m A & 3.0 \\ \hline I_{OH} = -100 \ \mu A & 2.3 - 2.7 \\ & I_{OH} = -6 \ m A & 2.3 \\ & I_{OH} = -18 \ m A & 2.3 \\ & I_{OH} = -18 \ m A & 2.3 \\ & I_{OH} = -18 \ m A & 2.3 \\ & I_{OH} = -100 \ \mu A & 1.65 - 2.3 \\ & I_{OH} = -100 \ \mu A & 1.65 - 2.3 \\ & I_{OH} = -100 \ \mu A & 1.65 - 2.3 \\ & I_{OH} = -100 \ \mu A & 1.65 \\ \hline I_{OH} = -100 \ \mu A & 1.65 \\ \hline I_{OH} = -100 \ \mu A & 1.4 - 1.6 \\ \hline \hline \end{array}$	$\begin{tabular}{ c c c c c } \hline Parameter & Conditions & (V) & Min \\ \hline HiGH Level Input Voltage & 2.7 - 3.6 & 2.0 \\ & 2.3 - 2.7 & 1.6 \\ & 1.65 - 2.3 & 0.65 \times V_{CC} \\ & 1.4 - 1.6 & 0.65 \times V_{CC} \\ & 1.2 & 0.65 \times V_{CC} \\ & 1.2 & 0.65 \times V_{CC} \\ & 1.2 & 0.65 \times V_{CC} \\ & 1.4 - 1.6 & 0.65 \times V_{CC} \\ & 1.2 & 0.65 \times V_{CC} \\ & 1.4 - 1.6 $	$\begin{array}{ c c c c c c } \hline Parameter & Conditions & Min & Max \\ \hline \mbox{Min} &$

Symbol	Paramete	r	Conditions	V _{CC} (V)	Min	Max	Units
/ _{OL}	LOW Level Output Voltage		I _{OL} = 100 μA	2.7-3.6		0.2	
			I _{OL} = 12 mA	2.7		0.4	
			$I_{OL} = 18 \text{ mA}$	3.0		0.4	
			$I_{OL} = 24 \text{ mA}$	3.0		0.55	
			I _{OL} = 100 μA	2.3 - 2.7		0.2	
			$I_{OL} = 12 \text{ mA}$	2.3		0.4	v
			$I_{OL} = 18 \text{ mA}$	2.3		0.6	
			$I_{OL} = 100 \ \mu A$	1.65 – 2.3		0.2	
			I _{OL} = 6 mA	1.65		0.3	
			$I_{OL} = 100 \ \mu A$	1.4 – 1.6		0.2	
			$I_{OL} = 2 \text{ mA}$	1.4		0.35	
			I _{OL} = 100 μA	1.2		0.05	
l _i	Input Leakage Current	Control Pins	$0 \le V_1 \le 3.6V$	1.4 - 3.6		±5.0	μA
1	Duck also have a Mission of	Data Pins	$V_I = V_{CC}$ or GND	1.4 - 3.6	75.0	±5.0	μA
I(HOLD)	Bushold Input Minimum Drive Hold Current		$V_{IN} = 0.8V$	3.0	75.0 -75.0		
	Drive Hold Current		$\frac{V_{IN} = 2.0V}{V_{IN} = 0.7V}$	3.0 2.3	45.0		
			$V_{IN} = 0.7V$ $V_{IN} = 1.6V$	2.3	45.0 -45.0		μA
			V _{IN} = 0.57V	1.65	25.0		-
			$V_{\rm IN} = 0.37V$ $V_{\rm IN} = 1.07V$	1.65	-25.0		
I(OD)	Bushold Input Over-Drive		(Note 6)	3.6	450		
-I(OD)	Current to Change State		(Note 7)	3.6	-450		
			(Note 6)	2.7	300		
			(Note 7)	2.7	-300		μA
			(Note 6)	1.95	200		
			(Note 7)	1.95	-200		
oz	3-STATE Output Leakage		0 ≤ V _O ≤ 3.6V				
			$V_I = V_{IH} \text{ or } V_{IL}$	1.2 – 3.6		±10.0	μA
OFF	Power-OFF Leakage Current		$0 \le (V_O) \le 3.6V$	0		10.0	μA
сс	Quiescent Supply Current		V _I = V _{CC} or GND	1.2 - 3.6		20.0	
			$V_{CC} \leq (V_O) \leq 3.6V \text{ (Note 8)}$	1.2 - 3.6		±20.0	μA
∆l _{CC}	Increase in I _{CC} per Input		$V_{IH} = V_{CC} - 0.6V$	2.7 – 3.6		750	μA

74VCXH16373


			V _{cc}	T _ = −40°	C to +85°C		Fig
Symbol	Parameter	Conditions	(V)	Min	Max	Units	Nu
t _{PHL} ,	Propagation Delay	$C_L = 30 \text{ pF}, R_L = 500\Omega$	3.3 ± 0.3	0.8	3.0		-
t _{PLH}	LE to O _n		2.5 ± 0.2	1.0	3.9		Fig
1 211			1.8 ± 0.15	1.5	7.8	ns	
		$C_{L} = 15 \text{ pF}, R_{L} = 2.5 \Omega$	1.5 ± 0.1	1.0	15.6		Fig
			1.2	1.5	39.0		1
t _{PHL} ,	Propagation Delay	$C_L = 30 \text{ pF}, R_L = 500\Omega$	$\textbf{3.3}\pm\textbf{0.3}$	0.8	3.0		
t _{PLH}	I _n to O _n		$\textbf{2.5}\pm\textbf{0.2}$	1.0	3.4		Fig
			1.8 ± 0.15	1.5	6.8	ns	
		$C_L = 15 \text{ pF}, R_L = 2.5 \Omega$	1.5 ± 0.1	1.0	13.6		Fic
			1.2	1.5	34.0		Fig
t _{PZL} ,	Output Enable Time	$C_L = 30 \text{ pF}, \text{ R}_L = 500 \Omega$	$\textbf{3.3}\pm\textbf{0.3}$	0.8	3.5		
t _{PZH}			$\textbf{2.5}\pm\textbf{0.2}$	1.0	4.6		Fig 1,
			1.8 ± 0.15	1.5	9.2	ns	',
		$C_L = 15 \text{ pF}, \text{ R}_L = 2 5 \Omega$	1.5 ± 0.1	1.0	18.4		Fig
			1.2	1.5	46.0		7,
t _{PLZ} ,	Output Disable Time	$C_L = 30 \text{ pF}, \text{ R}_L = 500 \Omega$	$\textbf{3.3}\pm\textbf{0.3}$	0.8	3.5		
t _{PHZ}			$\textbf{2.5}\pm\textbf{0.2}$	1.0	3.8		Fig 1,
			1.8 ± 0.15	1.5	6.8	ns	.,
		$C_L=15 \text{ pF}, R_L=2 5\Omega$	1.5 ± 0.1	1.0	13.6		Fig
			1.2	1.5	34.0		7,
ts	Setup Time	$C_L = 30 \text{ pF}, \text{ R}_L = 500 \Omega$	$\textbf{3.3}\pm\textbf{0.3}$	1.5			
			$\textbf{2.5}\pm\textbf{0.2}$	1.5			Fig
			1.8 ± 0.15	2.5		ns	
		$C_L=15 \text{ pF}, R_L=2 5\Omega$	1.5 ± 0.1	3.0			Fiç
			1.2	6.0			é
t _H	Hold Time	$C_L = 30 \text{ pF}, \text{ R}_L = 500 \Omega$	$\textbf{3.3}\pm\textbf{1.0}$	1.0			_ .
			$\textbf{2.5}\pm\textbf{0.2}$	1.0			Fig
			1.8 ± 0.15	1.0		ns	
		$C_L = 15 \text{ pF}, \text{ R}_L = 2.5 \Omega$	1.5 ± 0.1	1.2			Fig
			1.2	3.6			6
tw	Pulse Width	$C_L = 30 \text{ pF}, \text{ R}_L = 500 \Omega$	$\textbf{3.3}\pm\textbf{0.3}$	1.5			-
			$\textbf{2.5}\pm\textbf{0.2}$	1.5			Fig
			1.8 ± 0.15	4.0		ns	
		$C_L=15 \text{ pF}, \text{R}_L=2 5\Omega$	1.5 ± 0.1	4.0			Fig
			1.2	8.0			4
t _{OSHL}	Output to Output Skew	$C_L = 30 \text{ pF}, \text{ R}_L = 500 \Omega$	$\textbf{3.3}\pm\textbf{0.3}$		0.5		
t _{OSLH}	(Note 10)		2.5 ± 0.2		0.5		
			1.8 ± 0.15		0.75	ns	
		$C_L = 15 \text{ pF}, \text{ R}_L = 2.5 \Omega$	1.5 ± 0.1		1.5		
	1		1.2		1.5		


Note 10: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}).

Symbol Parameter	Conditions	v _{cc}	$T_A = +25^{\circ}C$	Units	
Symbol	mboi Parameter	Conditions	(V)	Typical	Units
V _{OLP}	Quiet Output Dynamic Peak V _{OL}	$C_L = 30 \text{ pF}, \text{ V}_{IH} = \text{V}_{CC}, \text{ V}_{IL} = 0 \text{V}$	1.8	0.25	
			2.5	0.6	V
			3.3	0.8	
V _{OLV}	Quiet Output Dynamic Valley V _{OL}	$C_L = 30 \text{ pF}, \text{ V}_{IH} = \text{V}_{CC}, \text{ V}_{IL} = 0 \text{V}$	1.8	-0.25	
			2.5	-0.6	V
			3.3	-0.8	
V _{OHV}	Quiet Output Dynamic Valley V _{OH}	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	1.5	
			2.5	1.9	V
			3.3	2.2	

Capacitance

Symbol	Parameter	Conditions	$T_A = +25^{\circ}C$	Units
			Typical	
CIN	Input Capacitance	V_{CC} = 1.8V, 2.5V or 3.3V, V_{I} = 0V or V_{CC}	6.0	pF
C _{OUT}	Output Capacitance	$V_{I} = 0V \text{ or } V_{CC}, V_{CC} = 1.8V, 2.5V \text{ or } 3.3V$	7.0	pF
C _{PD}		V _I = 0V or V _{CC} , f = 10 MHz, V _{CC} = 1.8V, 2.5V or 3.3V	20.0	pF
		V _{CC} = 1.8V, 2.5V OF 3.3V		





74VCXH16373

