Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!

Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email & Skype: info@chipsmall.com Web: www.chipsmall.com
Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

Is Now Part of

To learn more about ON Semiconductor, please visit our website at
www.onsemi.com

FAIRCHILD

SEMICONDUCTOR®

February 2008

74VHC164
8-Bit Serial-In, Parallel-Out Shift Register

Features

■ High Speed: f_{MAX} = 175MHz at V_{CC} = 5V

■ Low power dissipation: I_{CC} = 4µA (max.) at T_A = 25°C

■ High noise immunity: V_{NIH} = V_{NIL} = 28% V_{CC} (min.)

■ Power down protection provided on all inputs

■ Low noise: V_{OLP} = 0.8V (max.)

■ Pin and function compatible with 74HC164

General Description

The VHC164 is an advanced high-speed CMOS device fabricated with silicon gate CMOS technology. It achieves the high-speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. The VHC164 is a high-speed 8-Bit Serial-In/Parallel-Out Shift Register. Serial data is entered through a 2-input AND gate synchronous with the LOW-to-HIGH transition of the clock. The device features an asynchronous Master Reset which clears the register, setting all outputs LOW independent of the clock. An input protection circuit insures that 0V to 7V can be applied to the input pins without regard to the supply voltage. This device can be used to interface 5V to 3V systems and two supply systems such as battery backup. This circuit prevents device destruction due to mismatched supply and input voltages.

Ordering Information

Order Number	Package Number	Package Description
74VHC164M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
74VHC164SJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74VHC164MTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74VHC164N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering number.

All packages are lead free per JEDEC: J-STD-020B standard.

Connection Diagram

Pin Description

Pin Names	Description
A, B	Data Inputs
CP	Clock Pulse Input (Active Rising Edge)
$\overline{MR}$	Master Reset Input (Active LOW)
Q_0–Q_7	Outputs

Functional Description

The VHC164 is an edge-triggered 8-bit shift register with serial data entry and an output from each of the eight stages. Data is entered serially through one of two inputs (A or B); either of these inputs can be used as an active High Enable for data entry through the other input. An unused input must be tied HIGH.

Each LOW-to-HIGH transition on the Clock (CP) input shifts data one place to the right and enters into Q_0 the logical AND of the two data inputs (A • B) that existed before the rising clock edge. A LOW level on the Master Reset ($\overline{MR}$) input overrides all other inputs and clears the register asynchronously, forcing all Q outputs LOW.

Logic Symbol

Function Table

Operating Mode	Inputs			Outputs	
	$\overline{MR}$	A	B	Q_0	Q_1–Q_7
Reset (Clear)	L	X	X	L	L–L
Shift	H	L	L	L	Q_0–Q_6
	H	L	H	L	Q_0–Q_6
	H	H	L	L	Q_0–Q_6
	H	H	H	H	Q_0–Q_6

H = HIGH Voltage Levels

L = LOW Voltage Levels

X = Immaterial

Q = Lower case letters indicate the state of the referenced input or output one setup time prior to the LOW-to-HIGH clock transition.

Logic Diagram

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Rating
V_{CC}	Supply Voltage	–0.5V to +7.0V
V_{IN}	DC Input Voltage	–0.5V to +7.0V
V_{OUT}	DC Output Voltage	–0.5V to V_{CC} + 0.5V
I_{IK}	Input Diode Current	–20mA
I_{OK}	Output Diode Current	±20mA
I_{OUT}	DC Output Current	±25mA
I_{CC}	DC V_{CC}/GND Current	±75mA
T_{STG}	Storage Temperature	–65°C to +150°C
T_L	Lead Temperature (Soldering, 10 seconds)	260°C

Recommended Operating Conditions[1]

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

Symbol	Parameter	Rating
V_{CC}	Supply Voltage	2.0V to 5.5V
V_{IN}	Input Voltage	0V to +5.5V
V_{OUT}	Output Voltage	0V to V_{CC}
T_{OPR}	Operating Temperature	–40°C to +85°C
t_r, t_f	Input Rise and Fall Time, V_{CC} = 3.3V ± 0.3V, V_{CC} = 5.0V ± 0.5V	0ns/V ~ 100ns/V, 0ns/V ~ 20ns/V

Note:
1. Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	V$_{CC}$ (V)	Conditions		T$_A$ = 25°C			T$_A$ = −40°C to +85°C		Units
					Min.	Typ.	Max.	Min.	Max.	
V$_{IH}$	HIGH Level Input Voltage	2.0			1.50			1.50		V
		3.0–5.5			0.7 x V$_{CC}$			0.7 x V$_{CC}$		
V$_{IL}$	LOW Level Input Voltage	2.0					0.50		0.50	V
		3.0–5.5					0.3 x V$_{CC}$		0.3 x V$_{CC}$	
V$_{OH}$	HIGH Level Output Voltage	2.0	V$_{IN}$ = V$_{IH}$ or V$_{IL}$	I$_{OH}$ = −50µA	1.9	2.0		1.9		V
		3.0			2.9	3.0		2.9		
		4.5			4.4	4.5		4.4		
		3.0		I$_{OH}$ = −4mA	2.58			2.48		
		4.5		I$_{OH}$ = −8mA	3.94			3.80		
V$_{OL}$	LOW Level Output Voltage	2.0	V$_{IN}$ = V$_{IH}$ or V$_{IL}$	I$_{OL}$ = 50µA		0.0	0.1		0.1	V
		3.0				0.0	0.1		0.1	
		4.5				0.0	0.1		0.1	
		3.0		I$_{OL}$ = 4mA			0.36		0.44	
		4.5		I$_{OL}$ = 8mA			0.36		0.44	
I$_{IN}$	Input Leakage Current	0–5.5	V$_{IN}$ = 5.5V or GND				±0.1		±1.0	µA
I$_{CC}$	Quiescent Supply Current	5.5	V$_{IN}$ = V$_{CC}$ or GND				4.0		40.0	µA

Noise Characteristics

Symbol	Parameter	V$_{CC}$ (V)	Conditions	T$_A$ = 25°C		Units
				Typ.	Limits	
V$_{OLP}$[2]	Quiet Output Maximum Dynamic V$_{OL}$	5.0	C$_L$ = 50pF	0.5	0.8	V
V$_{OLV}$[2]	Quiet Output Minimum Dynamic V$_{OL}$	5.0	C$_L$ = 50pF	−0.5	−0.8	V
V$_{IHD}$[2]	Minimum HIGH Level Dynamic Input Voltage	5.0	C$_L$ = 50pF		3.5	V
V$_{ILD}$[2]	Maximum LOW Level Dynamic Input Voltage	5.0	C$_L$ = 50pF		1.5	V

Note:

2. Parameter guaranteed by design.

www.fairchildsemi.com

AC Electrical Characteristics

Symbol	Parameter	V_{CC} (V)	Conditions	T_A = 25°C			T_A = −40°C to +85°C		Units
				Min.	Typ.	Max.	Min.	Max.	
f_{MAX}	Maximum Clock Frequency	3.3 ± 0.3	C_L = 15pF, R_L = 1kΩ	80	125		65		MHz
			C_L = 50pF, R_L = 1kΩ	50	75		45		
		5.0 ± 0.5	C_L = 15pF, R_L = 1kΩ	125	175		105		
			C_L = 50pF, R_L = 1kΩ	85	115		75		
t_{PLH}, t_{PHL}	Propagation Delay Time (CP–Q_n)	3.3 ± 0.3	C_L = 15pF, R_L = 1kΩ		8.4	12.8	1.0	15.0	ns
			C_L = 50pF, R_L = 1kΩ		10.9	16.3	1.0	18.5	
		5.0 ± 0.5	C_L = 15pF, R_L = 1kΩ		5.8	9.0	1.0	10.5	
			C_L = 50pF, R_L = 1kΩ		7.3	11.0	1.0	12.5	
t_{PHL}	Propagation Delay Time ($\overline{MR}$–Q_n)	3.3 ± 0.3	C_L = 15pF, R_L = 1kΩ		8.3	12.8	1.0	15.0	ns
			C_L = 50pF, R_L = 1kΩ		10.8	16.3	1.0	18.5	
		5.0 ± 0.5	C_L = 15pF, R_L = 1kΩ		5.2	8.6	1.0	10.0	
			C_L = 50pF, R_L = 1kΩ		6.7	10.6	1.0	12.0	
C_{IN}	Input Capacitance		V_{CC} = Open		4	10		10	pF
C_{PD}	Power Dissipation Capacitance		(3)		76				pF

Note:

3. C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained from the equation:

I_{CC} (opr.) = $C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$.

AC Operating Requirements

Symbol	Parameter	V_{CC} (V)(4)	T_A = 25°C	T_A = −40°C to +85°C	Units
			Typ.	Guaranteed Minimum	
t_W(L), t_W(H)	Minimum Pulse Width (CP)	3.3		5.0	5.0	ns
		5.0		5.0	5.0	
t_W(L)	Minimum Pulse Width ($\overline{MR}$)	3.3		5.0	5.0	ns
		5.0		5.0	5.0	
t_S	Minimum Setup Time	3.3		5.0	6.0	ns
		5.0		4.5	4.5	
t_H	Minimum Hold Time	3.3		0.0	0.0	ns
		5.0		1.0	1.0	
t_{REC}	Minimum Removal Time ($\overline{MR}$)	3.3		2.5	2.5	ns
		5.0		2.5	2.5	

Note:

4. V_{CC} is 3.3 ± 0.3V or 5.0 ± 0.5V

5.00±0.10 $\boxed{A}$

0.43TYP

14

8

$\boxed{B}$

$\boxed{6.4}$

4.40±0.10

$\boxed{3.2}$

PIN#1 IDENT

1

TOP VIEW

7

⌒ | 0.2 | C | B | A
ALL LEAD TIPS

0.65

6.10

1.65

0.45

RECOMMENDED LAND PATTERN

1.2 MAX

0.90 +0.15 -0.10

0.10±0.05

ALL LEAD TIPS

⌒ | 0.1 | C

0.30
0.19

$\boxed{C}$

0.65

⊕ | 0.13Ⓜ | A | BⓈ | CⓈ

FRONT VIEW

SEE DETAIL A

0.20
0.09

12.00° TOP & BOTTOM

0.09 MIN

GAGE PLANE

0.09 MIN

0.25

0°- 8°

0.6±0.1

1.00

SEATING PLANE

DETAIL A

NOTES:
 A. CONFORMS TO JEDEC REGISTRATION MO-153,
    VARIATION AB, REF NOTE 6
 B. DIMENSIONS ARE IN MILLIMETERS.
 C. DIMENSIONS ARE EXCLUSIVE OF BURRS,
    MOLD FLASH, AND TIE BAR EXTRUSIONS
 D. DIMENSIONING AND TOLERANCES PER ANSI
    Y14.5M, 2009.
 E. LANDPATTERN STANDARD: SOP65P640X110-14M.
 F. DRAWING FILE NAME: MKT-MTC14rev7.

FAIRCHILD.

TOP VIEW

10.30
10.10
-A-

1.10 TYP

14   8

7.8

3.9

5.40
5.20 -B-

PIN #1 IDENT.

1   7

⌒ | 0.2 | C | B | A
ALL LEAD TIPS

TOP VIEW

LAND PATTERN RECOMMENDATION

14   13   9   8

5.01 TYP

9.27 TYP

1   2   6   7

(2.13 TYP)

1.27
TYP

0.60 TYP

LAND PATTERN RECOMMENDATION

FRONT VIEW

ALL LEAD TIPS

⌒ | 0.1 | C

2.1 MAX

-C-

1.90
1.70

0.16
0.14

1.27 TYP

0.51
0.35

⊕ | 0.12 Ⓜ | C | A

FRONT VIEW

SIDE VIEW

SEE DETAIL A

0.25
0.15

SIDE VIEW

DETAIL A

7° TYP

GAGE PLANE

0-8° TYP

0.25

0.75
0.45

1.25

SEATING PLANE

DETAIL A

NOTES:
A. CONFORMS TO EIAJ EDR-7320 REGISTRATION, ESTABLISHED IN DECEMBER, 1998.
B. DIMENSIONS ARE IN MILLIMETERS.
C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.
D. DRAWING FILENAME: MKT-M14Drev4.

FAIRCHILD ™

TOP VIEW

8.75
8.50

A

7.62

14

8

B

6.00

4.00
3.80

PIN #1
IDENT.

1

7

1.27

0.51
0.35

(0.33)

⊕ | 0.25 Ⓜ | C | B | A

LAND PATTERN RECOMMENDATION

14

0.65

8

5.60

1.70

1

7

1.27

FRONT VIEW

1.75 MAX

C

1.50
1.25

0.25
0.10

△ | 0.10 | C

SIDE VIEW

A

0.25
0.19

NOTES:

A. CONFORMS TO JEDEC MS-012,
   VARIATION AB, ISSUE C
B. ALL DIMENSIONS ARE IN MILLIMETERS
C. DIMENSIONS DO NOT INCLUDE MOLD
   FLASH OR BURRS
D. LAND PATTERN STANDARD:
   SOIC127P600X145-14M
E. CONFORMS TO ASME Y14.5M, 2009
D. DRAWING FILENAME: MKT-M14Arev14

FAIRCHILD ™

DETAIL A
SCALE 16 : 1

0.50
0.25 X 45°

R0.10

GAGE
PLANE

R0.10

0.36

8°
0°

0.90
0.50

SEATING PLANE

(1.04)

PUBLICATION ORDERING INFORMATION

© Semiconductor Components Industries, LLC

www.onsemi.com