



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

## DESCRIPTION

The Teridian 78Q8430 is a 10/100 Fast Ethernet controller supporting multi-media offload. The device is optimized for host processor offloading and throughput enhancements for demanding multi-media applications found in Set Top Box, IP Video and Broadband Media Appliance applications. The 78Q8430 seamlessly interfaces to non-PCI processors through a simplified pseudo SRAM-like Host Bus Interface supporting 32/16/8 bit data bus widths. Supported features include IEEE802.3x flow control and full IEEE802.3 and 802.3u standards compliance.

Supporting 10Base-T and 100Base-TX, the transceiver provides Auto MDI-X cable cross-over correction, AUTO Negotiation, Link Configuration and full/half duplex support with full duplex flow control. The line interface requires only a dual 1:1 isolation transformer. Numerous packet processing and IP address resolution control functions are incorporated, including an extensive set of Error Monitoring, Reporting and Troubleshooting features. The 78Q8430 provides optimal 10/100 Ethernet connectivity in demanding video streaming and mixed-media applications.

## BENEFITS

- Support for IEEE-802.3, IEEE-802.3u and IEEE-802.3-2000 Annex 31.B
- Low host CPU utilization/overhead with minimal software driver overhead and small driver memory space requirements
- Improved packet processing, low latency and low host CPU utilization
- Highest performance streaming Video over IP
- Optimized performance in mixed media application such as video, data and voice
- Ease of use, faster development cycles, high throughput
- Optimized power conservation with automatic turn on when needed
- Reduced host CPU utilization and overhead
- Improved packet processing
- Optimized performance in mixed media applications

## FEATURES

- Single chip 10Base-T/100Base-TX IEEE-802.3 compliant MAC and PHY
  - Adaptive 32 kB SRAM FIFO memory allocation between Tx and Rx paths
  - Queue independent user settable water marks
  - Per queue status indication
- Address Resolution Controller (ARC)
  - Multiple perfect address filtering: 8 default (max 12)
  - Wildcard address filtering, individual, multicast and broadcast address recognition and filtering
  - Positive/negative filtering and promiscuous mode
- 64 kB JUMBO packet support
- QoS: 4 Transmit priority levels
- Non-PCI pseudo-SRAM Host Bus Interface
  - 8-bit, 16-bit and 32-bit bus width
  - Big/little endian support for 16-bit/32-bit bus widths
  - Asynchronous (100 MHz) and synchronous (50 MHz) bus clock support
- Low power and flexible power supply management
  - Power down/save
  - Wake on LAN (Magic Packet™, OnNow packet)
  - Link status change
- Traffic Offload Engine Functionality
  - Transfer frame: APF & ICMP Echo
  - IP Firewall configuration: drop frames on source IP address
  - IP Checksum
- Available in an industrial temperature range (-40 °C to +85 °C)
- RoHS compliant (6/6) lead-free package

## APPLICATIONS

- Satellite, cable and IPTV Set Top Boxes
- Multi Media Residential Gateways
- High Definition 1080p/1080i DTVs
- IP-PVR and video distribution systems
- Digital Video Recorders/Players
- Routers and IADs
- Video over IP system, IP-PBX
- IP Security Cameras / PVRs
- Low latency industrial automation

## Table of Contents

<b>1</b>	<b>Introduction .....</b>	<b>7</b>
1.1	Systems Applications.....	7
1.2	System Level Application Information.....	8
1.2.1	Set Top Box Application .....	8
1.2.2	IP Security Application.....	8
1.2.3	IP PBX Application.....	9
1.3	Overview .....	9
1.4	Application Environments .....	10
1.5	Supply Voltages .....	10
1.6	Power Management.....	10
<b>2</b>	<b>Pinout.....</b>	<b>11</b>
<b>3</b>	<b>Pin Description.....</b>	<b>12</b>
3.1	Pin Legend.....	12
3.2	Pin Descriptions .....	12
3.2.1	Clock Pins .....	12
3.2.2	Media Dependent Interface (MDI) Pins .....	13
3.2.3	LED Display (PHY) Pins .....	13
3.2.4	EEPROM Pins .....	13
3.2.5	GBI Data Pins .....	14
3.2.6	GBI Address Pins .....	15
3.2.7	GBI Control Pins .....	15
3.2.8	Mode Pins .....	16
3.2.9	JTAG Pins.....	16
3.2.10	Power Pins.....	17
<b>4</b>	<b>Electrical Specification.....</b>	<b>18</b>
4.1	Absolute Maximum Ratings .....	18
4.2	Recommended Operation Conditions.....	18
4.3	DC Characteristics .....	18
4.4	Digital I/O Characteristics .....	19
4.5	Analog Electrical Characteristics .....	19
4.5.1	100Base-TX Transmitter.....	19
4.5.2	100Base-TX Transmitter (Informative) .....	19
4.5.3	100Base-TX Receiver.....	20
4.5.4	10Base-T Transmitter .....	20
4.5.5	10Base-T Transmitter (Informative) .....	20
4.5.6	10Base-T Receiver .....	21
<b>5</b>	<b>Host Interface Timing Specification.....</b>	<b>22</b>
5.1	Host Interface.....	22
5.1.1	Synchronous Mode Timing .....	23
5.1.2	Bus Clock Timing .....	24
5.1.3	Reset Timing .....	24
<b>6</b>	<b>Functional Description .....</b>	<b>25</b>
6.1	Internal Block Diagrams.....	25
6.1.1	Internal Digital Block .....	25
6.1.2	Internal PHY .....	25
6.2	Data Queuing .....	26
6.3	Host Interface.....	27
6.3.1	Reading Receive Data .....	27
6.3.2	Writing Transmit Data .....	27
6.3.3	DMA Slave Mode Access .....	29
6.4	Snoop Mode Access .....	29
6.5	Water Marking.....	30
6.5.1	Interrupt Watermark.....	30

6.5.2	PAUSE Watermark .....	30
6.5.3	Headroom Watermark .....	30
6.6	Counters.....	30
6.6.1	Summary of Counters .....	30
6.6.2	Reading and Setting Counter Values .....	31
6.6.3	Precision Counting.....	32
6.6.4	Rollover Interrupts .....	32
6.7	Packet Classification.....	32
6.7.1	Address Filtering.....	34
6.7.2	Configuring the CAM .....	38
6.7.3	Frame Format .....	39
6.7.4	Default CAM Rule Summary.....	39
6.8	Timers .....	44
6.8.1	PAUSE Timer.....	44
6.8.2	HNR Timer .....	44
6.8.3	Interrupt Delay Timer .....	44
6.9	EEPROM Controller .....	44
6.10	Ethernet MAC .....	44
6.10.1	MAC Transmit Block .....	44
6.10.2	MAC Receive Block .....	45
6.10.3	MAC Control Register .....	45
6.10.4	Transmitting a Frame.....	45
6.10.5	IEEE 802.3 Transmit Protocols.....	45
6.10.6	Transmit Operation .....	46
6.10.7	Receiving a Frame.....	46
6.10.8	Strip Padding/FCS .....	47
6.11	MAC Error Reporting .....	47
6.11.1	MAC Transmit Errors .....	47
6.11.2	MAC Receive Errors .....	48
6.12	PHY Operations .....	49
6.12.1	Automatic MDI/MDIX Cable Crossover Configuration.....	49
6.12.2	100Base-TX Transmit .....	49
6.12.3	100Base-TX Receive .....	49
6.12.4	10Base-T Transmit .....	49
6.12.5	10Base-T Receive .....	50
6.12.6	SQE Test .....	50
6.12.7	Polarity Correction .....	50
6.12.8	Natural Loopback.....	50
6.12.9	Auto-Negotiation .....	51
6.12.10	LED Indicators .....	51
6.12.11	PHY Interrupts .....	51
6.12.12	Internal Clock PLL .....	51
7	<b>Register Descriptions.....</b>	52
7.1	Register Overview.....	52
7.2	QUE Register Overview .....	53
7.3	CTL Register Overview .....	54
7.4	Snoop Address Space Overview .....	55
7.5	QUE Registers .....	56
7.5.1	Packet Control Word Register .....	56
7.5.2	Packet Size Register .....	56
7.5.3	Setup Transmit Data Register .....	57
7.5.4	Transmit Data Register .....	57
7.5.5	Receive Data Register .....	57
7.5.6	QUE First/Last Register .....	58
7.5.7	QUE Status Register .....	58
7.6	CTL Registers .....	59
7.6.1	DMA Control and Status Register .....	59
7.6.2	Receive Packet Status Register .....	59

7.6.3	Transmit Packet Status Register .....	59
7.6.4	Transmit Producer Status .....	60
7.6.5	Receive Producer Status .....	60
7.6.6	Revision ID.....	61
7.6.7	Configuration.....	61
7.6.8	Receive to Transmit Transfer Register .....	61
7.6.9	Frame Disposition Register .....	61
7.6.10	Receive FIRST BLOCK Status Register .....	61
7.6.11	Receive Data Status Register.....	62
7.6.12	BIST Control Register.....	62
7.6.13	BIST Bypass Mode Data Register .....	63
7.6.14	Station Management Data Register .....	63
7.6.15	Station Management Control and Address Register .....	63
7.6.16	PROM Data Register .....	63
7.6.17	PROM Control Register .....	64
7.6.18	MAC Control Register .....	64
7.6.19	Count Data Register .....	65
7.6.20	Counter Control Register .....	65
7.6.21	Counter Management Register.....	66
7.6.22	Snoop Control Register .....	66
7.6.23	Interrupt Delay Count Register .....	66
7.6.24	Pause Delay Count Register .....	66
7.6.25	Host Not Responding Count Register .....	67
7.6.26	Wake Up Status Register .....	67
7.6.27	Water Mark Values Register.....	67
7.6.28	Power Management Capabilities.....	67
7.6.29	Power Management Control and Status Register .....	68
7.6.30	CAM Address Register .....	68
7.6.31	Rule Match Register .....	69
7.6.32	Rule Control Register .....	69
7.6.33	Que Status Interrupt Register .....	70
7.6.34	Que Status Mask Register .....	70
7.6.35	Overflow/Underrun Interrupt Register.....	71
7.6.36	Overflow/Underrun Mask Register.....	71
7.6.37	Transmit RMON Interrupt Register .....	71
7.6.38	Transmit RMON Mask Register.....	72
7.6.39	Receive RMON Interrupt Register .....	72
7.6.40	Receive RMON Mask Register .....	72
7.6.41	Host Interrupt Register.....	72
7.6.42	Host Interrupt Mask Register .....	73
7.7	PHY Management Registers .....	74
7.7.1	PHY Register Overview .....	74
7.7.2	PHY Control Register – MR0.....	75
7.7.3	PHY Status Register – MR1 .....	76
7.7.4	PHY Identifier Registers – MR2, MR3 .....	77
7.7.5	PHY Auto-Negotiation Advertisement Registers – MR4 .....	77
7.7.6	PHY Auto-Negotiation Line Partner Ability Register – MR5 .....	78
7.7.7	PHY Auto-Negotiation Expansion Register – MR6.....	78
7.7.8	PHY Vendor Specific Register – MR16 .....	79
7.7.9	PHY Interrupt Control / Status Register – MR17 .....	80
7.7.10	PHY Transceiver Control Register – MR19 .....	80
7.7.11	PHY Diagnostic Register – MR18.....	81
7.7.12	PHY LED Configuration Register – MR23 .....	81
7.7.13	PHY MDI / MDIX Control Register – MR24 .....	82
8	Isolation Transformers .....	83
9	Reference Crystal .....	83
10	System Bus Interface Schematic .....	84
11	Line Interface Schematic.....	85

<b>12 Package Mechanical Drawing (100-pin LQFP).....</b>	<b>86</b>
<b>13 Ordering Information .....</b>	<b>87</b>
<b>14 Related Documentation.....</b>	<b>87</b>
<b>15 Contact Information.....</b>	<b>87</b>

## Tables

Table 1: Pin Legend.....	12
Table 2: Clock Pin Descriptions.....	12
Table 3: MDI Pin Descriptions.....	13
Table 4: LED Pin Descriptions .....	13
Table 5: EEPROM Interface Pin Descriptions .....	13
Table 6: GBI Data Pin Descriptions .....	14
Table 7: GBI Address Pin Descriptions.....	15
Table 8: GBI Control Pin Descriptions .....	15
Table 9: Chip Mode Pin Descriptions.....	16
Table 10: JTAG Pin Descriptions.....	16
Table 11: Power Pin Descriptions .....	17
Table 12: Absolute Maximum Ratings .....	18
Table 13: Recommended Operating Conditions.....	18
Table 14: DC Characteristics .....	18
Table 15: Digital I/O Characteristics .....	19
Table 16: MII 100Base-TX Transmit Timing .....	19
Table 17: MII 100Base-TX Transmitter (Informative) .....	19
Table 18: MII 100Base-TX Receiver Timing .....	20
Table 19: MII 10Base-T Transmitter Timing .....	20
Table 20: MII 10Base-T Transmitter (Informative) .....	20
Table 21: MII 10Base-T Receive Timing.....	21
Table 22: Transmit Data Buffer Example.....	28
Table 23: Counter Summary .....	30
Table 24: CAM Rules Associated with Unicast Filter Bytes.....	34
Table 25: CAM Rules Associated with Multicast Filter Bytes .....	36
Table 26: Control Logic Actions .....	38
Table 27: RCR Match Control .....	39
Table 28: Ethernet Frame for Classification.....	39
Table 29: Process Destination Address Rules.....	40
Table 30: Process Source Address Rules .....	42
Table 31: Process Length/Type, MAC Control Frames and Start IP Header Checksum Rules.....	42
Table 32: Process Rules for OnNow Packet.....	43
Table 33: Process Rules for Magic Packet.....	43
Table 34: PHY Register Group .....	74
Table 35: Isolation Transformers .....	83
Table 36: Reference Crystal .....	83
Table 37: 78Q8430 Order Numbers and Packaging Marks.....	87

## Figures

Figure 1: 78Q8430 Block Diagram.....	7
Figure 2: Set Top Box Diagram .....	8
Figure 3: Network Cameras Diagram .....	8
Figure 4: Typical FXO VoIP Application.....	9
Figure 5: Device Block Diagram .....	9
Figure 6: GBI Bus Block Diagram .....	10
Figure 7: Pinout.....	11
Figure 8: Host Interface Timing Diagram .....	22
Figure 9: Host Bus Output Timing Diagram.....	23
Figure 10: Host Bus Input Timing Diagram.....	23
Figure 11: Bus Clock Timing .....	24
Figure 12: Internal Digital Block Diagram .....	25
Figure 13: Internal PHY Block Diagram .....	26
Figure 14: Classification Architecture .....	33
Figure 15: System Bus Interface Schematic.....	84
Figure 16: Line Interface Schematic .....	85
Figure 17: LQFP Drawing .....	86

## 1 Introduction

The Teridian 78Q8430 is a single chip 10Base-T/100Base-TX capable Fast Ethernet Media Access Controller (MAC) and Physical Layer (PHY) transceiver. The device is optimized for video applications, such as the Set Top Box (STB), and easily interfaces to available STB core processors, such as the STi5100, STi5516, STi5514, ARM™ and Intel® based processors. The 78Q8430 is compliant with applicable IEEE-802.3 standards. MAC and PHY configuration and status registers are provided as specified by IEEE-802.3u.

The 78Q8430 operates over Category-5 Unshielded Twisted Pair (Cat-5 UTP) cabling in 100Base-TX applications and over Cat-3 UTP in 10Base-T applications requiring only a dual 1:1 isolation transformer interface to the copper media.

The Ethernet MAC section makes use of a 32 kB deep on-chip SRAM FIFO packet memory to adaptively buffer transmit and receive data. SRAM memory can be dynamically allocated to either the transmit queues or the receive queues as required to optimize throughput.

The host processor accesses the FIFO(s) using a simple asynchronous pseudo-SRAM like host bus interface. A 32 bit wide bus is provided; the bus width can be pin-configured for 8-bit, 16-bit or 32-bit bus width at boot-up. Big endian, little endian and mixed endian options are available in 32-bit operation; little endian is available for 16-bit operation. Different End-in variations are supported through internal circuitry with minimal user intervention required.

The MAC interface logic may assert MEMWAIT during bus transactions, requesting wait states from the host while critical internal data transfer completes. The MAC provides both half duplex and full duplex operation, as well as support for full duplex flow control. Complete, portable device drivers for Linux®, OS20 and VxWorks® are available.

The 78Q8430 operates from a single 3.3 V supply. Power down modes and power saving modes are available. The 78Q8430 defaults to use an on-chip crystal oscillator. In this mode, a 25 MHz reference crystal is connected between the XTLP and XTLN pins. Alternatively, an externally generated 25 MHz clock can be connected to the XTLP pin. The chip will automatically configure itself to use the external clock. In this mode of operation, a crystal is not required.

### 1.1 Systems Applications

Figure 1 presents an overview of the 78Q8430 in a block diagram.




Figure 1: 78Q8430 Block Diagram

## 1.2 System Level Application Information

This section provides an overview of system level applications in some typical high-volume consumer equipment.

### 1.2.1 Set Top Box Application

Figure 2 shows a typical application diagram for a set top box.




Figure 2: Set Top Box Diagram

### 1.2.2 IP Security Application

Figure 3 shows a typical application diagram for an IPTV security camera application.





Figure 3: Network Cameras Diagram

### 1.2.3 IP PBX Application

Figure 4 shows a typical application diagram for an IP PBX application.




**Figure 4: Typical FXO VoIP Application**

### 1.3 Overview

The 78Q8430 is divided into four sections, as shown in Figure 5.


- Generic Bus Interface (GBI) Control Layer
- Queue Memory Layer
- Ethernet Media Access Control (MAC) Layer
- Ethernet Physical (PHY) Layer



**Figure 5: Device Block Diagram**

## 1.4 Application Environments

This section provides an overview of the application environments such as the STMicroelectronics and Embest ARM9™ processors, for which the 78Q8430 provides a seamless interface. Figure 6 shows a simple application diagram for a design using the GBI based 10/100-Mbps Ethernet Controller. By providing a direct connection to the GBI bus, applications requiring Ethernet network access can be realized with a high degree of integration. The figure shows the processor and the Ethernet controller with connected address and data buses. This connection can be either on the motherboard, or via an expansion module. The GBI Controller controls the address and data and the system control signals.



**Figure 6: GBI Bus Block Diagram**

Figure 6 shows the components that are likely to be used with the 10/100-Mbps Ethernet Controller. The integrated PHY is designed to directly connect to an integrated 1:1 transformer and RJ-45 connector, thereby providing a minimum parts solution.

## 1.5 Supply Voltages

The 78Q8430 requires a single 3.3 V (+/-5%) supply voltage. No external components are required to generate on-chip bias voltages and currents. High accuracy is maintained through a closed-loop trimmed biasing network. On-chip power converters generate 1.8 V power for core digital logic and memory blocks. The voltage regulator is not affected by the power-down mode.

## 1.6 Power Management

The 78Q8430 supports both normal and power-saving modes. When the GBI bus is active, it can be in normal mode or Power Management low-power modes.

## 2 Pinout

The 78Q8430 is available in a 14x14 mm 100-pin LQFP package.




Figure 7: Pinout

### 3 Pin Description

#### 3.1 Pin Legend

Table 1 lists the different pin types found on the 78Q8430 device. The Type field of the pin description tables refers to one of these types.

**Table 1: Pin Legend**

Type	Description
A	Analog
IU	TTL-level Input, with Pull-up
IS	TTL-level Input, with Schmitt Trigger
O	TTL-level Output
OD	TTL-level Output (Open Drain)
S	Supply
I	TTL-level Input
ID	TTL-level Input, with Pull-down
B	TTL-level Bidirectional Pin
OZ	TTL-level Output (Tristate)
G	Ground

#### 3.2 Pin Descriptions

The pin descriptions in the following tables are grouped by interface. A pin number, type specification per Table 2 and a functional description is provided for each pin on the 78Q8430 device.

##### 3.2.1 Clock Pins

**Table 2: Clock Pin Descriptions**

Signal	Pin Number	Type	Description
XTLP	87	A	<b>Crystal Positive/Negative</b> To use the internal oscillator, connect a 25 MHz crystal across XTLP and XTLN. To use of an external clock, XTLN is grounded and XTLP is driven with a 25 MHz clock.
XTLN	88		Provides timing reference for all media dependant interface operations. An internal PLL is used to multiply this clock by four for use as the main system clock in internal clock mode.
BUSCLK	15	I	<b>Peripheral Clock</b> The source for the main system clock in external clock mode. In synchronous bus mode, all host bus signals are assumed to be synchronous to this clock.

### 3.2.2 Media Dependent Interface (MDI) Pins

**Table 3: MDI Pin Descriptions**

Signal	Pin Number	Type	Description
TXP	97	A	<b>Transmit Output Positive/Negative</b> Transmitter outputs for both 10BASE-T and 100BASE-TX.
TXN	98	A	MDI-X Mode: Receive Input Positive/Negative Receiver inputs for both 10BASE-T and 100BASE-TX.
RXP	94	A	<b>Receive Input Positive/Negative</b> Receiver inputs for both 10BASE-T and 100BASE-TX.
RXN	93	A	MDI-X Mode: Transmit Output Positive/Negative Transmitter outputs for both 10BASE-T and 100BASE-TX.

### 3.2.3 LED Display (PHY) Pins

The LED pins use standard logic drivers. They output a logic low when the LED is meant to be on and are tri-state when it is meant to be off. The LED cathode should be connected to the output pin and a series resistor from the power supply connected to the LED anode.

**Table 4: LED Pin Descriptions**

Signal	Pin Number	Type	Description
LED0	90	OZ	<b>PHY display LED0 (Link OK)</b> The default for LED0 is Link OK (LED is on for link established).
LED1	92	OZ	<b>PHY display LED1 (Activity)</b> The default for LED1 is Link Activity (LED blinks for Rx or Tx data transferred).

### 3.2.4 EEPROM Pins

**Table 5: EEPROM Interface Pin Descriptions**

Signal	Pin Number	Type	Description
PROM_CS	75	O	<b>EEPROM Chip Select</b> Used to frame transmissions to and from an external EEPROM.
PROM_CLK	74	O	<b>EEPROM Clock</b> Clock for transmitting to and from an external EEPROM/ROM. This is compatible with the slowest commercial parts, which specify a maximum frequency of 1 MHz.
PROM_DI	77	I	<b>EEPROM Data In</b> Data line for transmitting from the external EEPROM to the controller. Must be high with no EEPROM present.
PROM_DO	76	OZ	<b>EEPROM Data Out</b> Transfers data from the controller to an external EEPROM/ROM.

### 3.2.5 GBI Data Pins

**Table 6: GBI Data Pin Descriptions**

Signal	Pin Number	Type	Description
DATA31	69	B	<b>Data Bus DATA[31:0]</b> Bi-directional host bus data. The <u>BOOTSZ</u> pins determine how many of these are actually used. The <u>OE</u> input will disable the output drivers to prevent bus collisions.
DATA30	68		
DATA29	67		
DATA28	66		
DATA27	65		
DATA26	64		
DATA25	63		
DATA24	62		
DATA23	59		
DATA22	58		
DATA21	57		
DATA20	56		
DATA19	55		
DATA18	54		
DATA17	53		
DATA16	52		
DATA15	49		
DATA14	48		
DATA13	47		
DATA12	46		
DATA11	45		
DATA10	42		
DATA9	41		
DATA8	40		
DATA7	39		
DATA6	38		
DATA5	33		
DATA4	32		
DATA3	31		
DATA2	30		
DATA1	29		
DATA0	28		

### 3.2.6 GBI Address Pins

**Table 7: GBI Address Pin Descriptions**

Signal	Pin Number	Type	Description
ADDR9	25	I	<b>Address Bus</b> The address lines are required to be stable for the entire duration of a CS cycle. In synchronous bus mode, the address pins are sampled on the first rising edge of BUSCLK that CS is asserted low. In asynchronous bus mode, the address pins are sampled as soon as the falling edge of CS is synchronized to the internal system clock.
ADDR8	24	I	
ADDR7	23	I	
ADDR6	22	I	
ADDR5	21	I	
ADDR4	20	I	
ADDR3	19	I	
ADDR2	18	I	
ADDR1	9	I	
ADDR0	10	I	

### 3.2.7 GBI Control Pins

**Table 8: GBI Control Pin Descriptions**

Signal	Pin Number	Type	Description
RESET	7	I	<b>Reset (active low)</b> Referred to as hardware reset. Causes all 78Q8430 outputs to enter a high-impedance state, stops all current operations and initializes registers.
CS	16	I	<b>Chip Select (active low)</b> The Processor asserts this signal to initiate a read or write operation.
WR	11	I	<b>Write Enable (active low)</b> The Processor asserts WR to indicate a write operation.
OE	12	I	<b>Output Enable (active low)</b> The Processor asserts OE to enable the 78Q8430 data drivers during a read cycle.
MEMWAIT	13	OZ	<b>Memory Wait</b> During a bus cycle the 78Q8430 asserts MEMWAIT to indicate that it is not ready to drive or receive valid data on the DATA lines. The polarity is dependent on the WAITMODE pin. When WAITMODE is high then the pin is asserted high; when WAITMODE is low then the pin is asserted low.
INT	72	OD	<b>Interrupt (active low)</b> The 78Q8430 asserts the INT signal low when it detects an interrupt event.
PME	73	OD	<b>Power Management Event (active low)</b> The 78Q8430 asserts the PME signal low when it detects a wake-up event.

### 3.2.8 Mode Pins

**Table 9: Chip Mode Pin Descriptions**

Signal	Pin Number	Type	Description
BUSMODE	83	I	<b>BUSMODE, CLKMODE, WAITMODE Configuration</b>
CLKMODE	85	I	0,0,0 = Sync bus, ext. system clock, memwait act low 0,0,1 = Sync bus, ext. system clock, memwait act high 0,1,0 = Reserved 0,1,1 = Reserved
WAITMODE	84	I	1,0,0 = Async bus, ext. system clock, memwait act low 1,0,1 = Async bus, ext. system clock, memwait act high 1,1,0 = Async bus, int. system clock, memwait act low 1,1,1 = Async bus, int. system clock, memwait act high
ENDIAN0	79	I	<b>Data Bus Endian Select</b>
ENDIAN1	80	I	0,0 = Big endian (MSB at high bit positions) 0,1 = Bytes are little endian inside 16-bit words 1,0 = Word endian (MSW at low bit positions) 1,1 = Little endian (MSB at low bit positions)
BOOTSZ1	100	I	<b>GBI Bus Size</b>
BOOTSZ0	1	I	BOOTSZ[1:0]: is strapped to indicate the GBI bus size: 00 = Bus is 32 bits wide 01 = Bus is 16 bits wide. Only DATA[15:0] are used. 10 = Bus is 8 bits wide. Only DATA[7:0] are used. 11 = Reserved

Notes:

1. The internal PHY should never be powered down when the internal system clock is selected by the CLKMODE pin (CLKMODE=1)
2. There is no external visibility for the system clock when the internal clock mode is selected. The GBI interface must therefore always be used in asynchronous bus mode.

### 3.2.9 JTAG Pins

**Table 10: JTAG Pin Descriptions**

Signal	Pin Number	Type	Description
TRST	5	I	<b>Test Reset (active low)</b> System provided reset for JTAG logic.
TCLK	6	I	<b>Test Clock</b> System provided clock for JTAG logic.
TMS	3	IU	<b>Test Mode Select</b> Enables JTAG boundary scan using serial in/serial out ports. Sampled on rising edge of TCLK.
TDI	4	IU	<b>Test Data In</b> Serial input port for clocking in test data to be shifted to the output at the end of the boundary scan chain (TDO).
TDO	81	O	<b>Test Data Out</b> Serial output port for clocking out test data shifted from the input at the beginning of the boundary scan chain (TDI).

### 3.2.10 Power Pins

**Table 11: Power Pin Descriptions**

Signal	Pin Number	Type	Description
VCCA	86 95 96	S	3.3 V supply for the analog transmit section.
VCC	8 17 27 36-37 44 51 61 71 82	S	3.3 V supply for the digital logic section.
GND	2 14 26 34-35 43 50 60 70 78 89 91 99	G	Common ground return.

## 4 Electrical Specification

### 4.1 Absolute Maximum Ratings

Operation above the maximum rating may permanently damage the device.

**Table 12: Absolute Maximum Ratings**

Parameter	Rating
DC Supply Voltage ( $V_{CC}$ )	-0.5 to 4.0 VDC
Storage Temperature	-65 to 150 °C
Pin Voltage (except TXOP/N and RXIP/N)	-0.3 to ( $V_{CC}+0.6$ ) VDC
Pin Voltage (TXOP/N and RXIP/N only)	-0.3 to ( $V_{CC}+1.4$ ) VDC
Pin Current	± 120 mA

### 4.2 Recommended Operation Conditions

Unless otherwise noted all specifications are valid over these temperatures and supply voltage ranges.

**Table 13: Recommended Operating Conditions**

Parameter	Rating
DC Voltage Supply ( $V_{CC}$ )	$3.3 \pm 0.17$ VDC
Ambient Operating Temperature ( $T_{AMB}$ )	-40 to +85 °C

### 4.3 DC Characteristics

**Table 14: DC Characteristics**

Parameter	Symbol	Conditions	Min	Nom	Max	Unit
Supply Current	$I_{CC}$	$V_{CC} = 3.3$ V Auto-Negotiation 10BT (Idle) 10BT (Normal Activity) 100BTX	—	— 124 110 230 165	150 140 250 190	— mA
Supply Current	$I_{CC}$	Power-down mode	—	14	45	mA

## 4.4 Digital I/O Characteristics

**Table 15: Digital I/O Characteristics**

Parameter	Symbol	Conditions	Min	Nom	Max	Unit
Input Voltage Low	$V_{IL}$		—	—	0.8	V
Input Voltage High	$V_{IH}$		2.0	—	—	V
Input Current	$I_{IL}, I_{IH}$		-1	—	1	$\mu A$
Input Capacitance	$C_{IN}$		—	8	—	pF
Output Voltage Low	$V_{OL}$	$I_{OL} = 8 \text{ mA}$	—	—	0.4	V
Output Voltage High**	$V_{OH}$	$I_{OH} = -8 \text{ mA}$	2.4	—	—	V
Output Transition Time	$T_T$	$C_L = 20 \text{ pF}$ $I_{OH} = -8 \text{ mA (H to Z)}$	—	—	6	ns
Tri-state Output Leakage Current*	$I_Z$	Type tri-state only	-1	—	1	$\mu A$

\*\*PMEB and INTB are active low outputs requiring external pull-up resistors.  $V_{OH}$  for these outputs is not specified.

## 4.5 Analog Electrical Characteristics

### 4.5.1 100Base-TX Transmitter

**Table 16: MII 100Base-TX Transmit Timing**

Parameter	Conditions	Min	Nom	Max	Unit
Peak Output Amplitude ( $ V_{P+} ,  V_{P-} $ ) (see note below)	Best-fit over 14 bit times; 0.4 dB Transformer loss	950	—	1050	mVpk
Output Amplitude Symmetry	$ V_{P+} $ $ V_{P-} $	0.98	—	1.02	
Output Overshoot	Percent of $V_{P+}, V_{P-}$	—	—	5	%
Rise/Fall time ( $t_R, t_F$ )	10-90% of $V_{P+}, V_{P-}$	3	—	5	ns
Rise/Fall time Imbalance	$ t_R - t_F $	—	—	500	ps
Duty Cycle Distortion	Deviation from best-fit time-grid; 010101... Sequence	—	—	$\pm 250$	ps
Jitter	Scrambled Idle, Internal Oscillator Mode	—	—	1.4	ns

Note: Measured at the line side of the transformer. Test Condition: Transformer P/N: TLA-6T103. Line Termination:  $100 \Omega \pm 1\%$

### 4.5.2 100Base-TX Transmitter (Informative)

**Table 17: MII 100Base-TX Transmitter (Informative)**

Parameter	Conditions	Min	Max	Unit
Return Loss	$2 < f < 30 \text{ MHz}$ $30 < f < 60 \text{ MHz}$ $60 < f < 80 \text{ MHz}$	$16$ $16 - 20 \log\left(\frac{f}{30\text{MHz}}\right)$ $10$	—	dB
Open-Circuit Inductance	$-8 < I_{IN} < 8 \text{ mA}$	350	—	$\mu H$

Note: The specifications in the preceding table are included for information only. They are mainly a function of the external transformer and termination resistors used for measurements.

#### 4.5.3 100Base-TX Receiver

**Table 18: MII 100Base-TX Receiver Timing**

Parameter	Conditions	Min	Nom	Max	Unit
Signal Detect Assertion Threshold		600	700	800	mVppd
Signal Detect De-assertion Threshold		300	350	400	mVppd
Differential Input Resistance		—	20	—	kΩ
Jitter Tolerance (pk-pk)		4	—	—	ns
Baseline Wander Tracking		-75	—	+75	%
Signal Detect Assertion Time	Not tested	—	—	1000	μs
Signal Detect De-assertion Time	Not tested	—	—	4	μs

#### 4.5.4 10Base-T Transmitter

**Table 19: MII 10Base-T Transmitter Timing**

Parameter	Conditions	Min	Nom	Max	Unit
Peak Differential Output Signal (see note below)	All data patterns	2.2	—	2.8	V
Harmonic Content (dB below fundamental)	Any harmonic All ones data Not tested	27	—	—	dB
Link Pulse Width		—	100	—	ns
Start-of-Idle Pulse Width	Last bit 0 Last bit 1	—	300 350	—	ns

Note: The Manchester-encoded data pulses, the link pulse and the start-of-idle pulse are tested against the templates and using the procedures found in Clause 14 of IEEE 802.3. Measured at the line side of the transformer. Test Condition: Transformer P/N: TLA-6T103. Line Termination:  $100 \Omega \pm 1\%$

#### 4.5.5 10Base-T Transmitter (Informative)

**Table 20: MII 10Base-T Transmitter (Informative)**

Parameter	Conditions	Min	Nom	Max	Unit
Output Return Loss		15	—	—	dB
Output Impedance Balance	$1 \text{ MHz} < \text{freq} < 20 \text{ MHz}$	$29 - 17 \log_{10}\left(\frac{f}{10}\right)$	—	—	dB
Peak Common-mode Output Voltage		—	—	50	mV
Common-mode Rejection	15 V <sub>PK</sub> , 10.1 MHz sine wave applied to transmitter common-mode. All data sequences.	—	—	100	mV
Common-mode Rejection Jitter	15 V <sub>PK</sub> , 10.1 MHz sine wave applied to transmitter common-mode. All data sequences.	—	—	1	ns

Note: The specifications in the preceding table are included for information only. They are mainly a function of the external transformer and termination resistors used for measurements

#### 4.5.6 10Base-T Receiver

**Table 21: MII 10Base-T Receive Timing**

Parameter	Conditions	Min	Nom	Max	Unit
DLL Phase Acquisition Time		–	10	–	BT
Jitter Tolerance (pk-pk)		30	–	–	ns
Input Squelched Threshold		500	600	700	mVppd
Input Unsquelched Threshold		275	350	425	mVppd
Differential Input Resistance		–	20	–	kΩ
Bit Error Ratio		–	$10^{-10}$	–	
Common-mode Rejection	Square wave 0 < f < 500 kHz Not tested	25	–	–	V

## 5 Host Interface Timing Specification

### 5.1 Host Interface





Figure 8: Host Interface Timing Diagram


Name	Description	Requirement	Min	Max
T <sub>SU</sub>	CS and ADDR setup time	CS and ADDR must be stable on or before the falling edge of WR/OE.	0 ns	–
T <sub>SL</sub>	Output settling time	The maximum amount of time that it will take the MEMWAIT, or DATA when there is no MEMWAIT, outputs to become stable after the falling edge of WR/OE.	–	13.7 ns
T <sub>WT</sub>	Maximum wait time	The maximum amount of time that the MEMWAIT output will held asserted.	–	17 ck
T <sub>HWT</sub>	Wait hold time	The minimum amount of time that the WR/OE input must be held past the de-assertion of MEMWAIT.	10 ns	–
T <sub>HCS</sub>	CS hold time	The CS input must be stable low for the entire duration of the WR/OE low cycle.	0 ns	–
T <sub>HO</sub>	ADDR and DATA hold time	The ADDR and DATA inputs must be stable for no less than this amount of time after the falling edge of WR.	2.5 ck	–
T <sub>L</sub>	WR/OE min low pulse	The minimum amount of time that the WR/OE inputs must be held low.	2 ck	–
T <sub>H</sub>	WR/OE min high pulse	The minimum amount of time that the WR/OE inputs must be held high.	2 ck	–

**Note:** On read cycles when MEMWAIT is asserted the DATA outputs will be valid before the de-assertion of MEMWAIT.

### 5.1.1 Synchronous Mode Timing



**Figure 9: Host Bus Output Timing Diagram**



**Figure 10: Host Bus Input Timing Diagram**

Parameter	Symbol	Min	Nom	Max	Unit
Input Setup Time	$T_{SU}$	6	—	—	ns
Input Hold Time	$T_H$	6	—	—	ns
Output Fall Delay	$T_{FALL}$	—	—	8	ns
Output Rise Delay	$T_{RISE}$	—	—	8	ns
CSB min low	$P_{WL}$	1	—	—	clk
CSB min high	$P_{WH}$	2	—	—	clk

### 5.1.2 Bus Clock Timing




Figure 11: Bus Clock Timing

Parameter	Symbol	Sync 50		Async 100		Units
		Min	Max	Min	Max	
BUSCLK Cycle Time	$T_{CYC}$	20	–	10	–	ns
BUSCLK Frequency	–	–	50	–	100	MHz
BUSCLK High Time	$T_{HIGH}$	8	–	3	–	ns
BUSCLK Low Time	$T_{LOW}$	8	–	3	–	ns
BUSCLK Slew Rate	–	1	3	1	3	V/ns

### 5.1.3 Reset Timing

Parameter	Symbol	Min	Nom	Max	Units
RESETB Minimum Duration	$T_{RESET}$	1	–	–	clocks

## 6 Functional Description

### 6.1 Internal Block Diagrams

#### 6.1.1 Internal Digital Block

Figure 12 presents an overview of the functional layers of the 78Q8430. On the left side are the signals, which connect to the GBI bus. On the upper and middle right, the blocks that implement the MAC side of the MII are shown. These blocks are connected to the embedded PHY. On the lower right, connections to the EEPROM are shown.




Figure 12: Internal Digital Block Diagram

#### 6.1.2 Internal PHY

Figure 13 shows the functional blocks of the internal 78Q8430 PHY. The signals shown on the left side are the internal MII signals to the MAC. These signals are multiplexed with their respective external pins for use with an external PHY device. The 78Q8430 is not a two-port device. Only one PHY interface can be operational.