# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





# **CPS-1848<sup>™</sup> Datasheet**

**Central Packet Switch** 

April 4, 2016

# **Table of Contents**

# 

Intro	oduction	4
Add	litional Resources	4
Doc	cument Conventions and Definitions	4
Rev	vision History	4
1	Device Overview	6
2	Features	6
3	Block Diagram	8
4	Device Description	8
5	Functional Overview	9
6	Interface Overview	10
	S-RIO Ports	10
	I2C Bus	10
	JTAG TAP Port	
	Interrupt (IRQ_N)	
	Reset (RST_N)	
	Clock (REF_CLK_P/N)	
	Rext (REXT_N/P) Speed Select (SPD[2:0])	
	Quadrant Config (QCFG[7:0])	
	Frequency Select (FSEL[1:0])	
	Multicast (MCAST)	
7	Configuration Pins	
	Speed Select Pins SPD[2:0]	
	Quadrant Configuration Pins QCFG[7:0]	12
8	Absolute Maximum Ratings	15
9	Recommended Operating Conditions	16
10	AC Test Conditions	17
11	Power Consumption	19
12	I <sup>2</sup> C Bus	20
	I <sup>2</sup> C Master Mode and Slave Mode	20
	I <sup>2</sup> C Device Address	
	Signaling	
	Read/Write Figures	
	I <sup>2</sup> C DC Electrical Specifications	24
	I <sup>2</sup> C AC Electrical Specifications	
	I <sup>2</sup> C Timing Waveforms	
13	Interrupt (IRQ_N) Electrical Specifications	
14	Configuration (Static) Pin Specification	
17		

15	S-RIO Ports	
	Overview	
	Definition of Amplitude and Swing	28
	1.25, 2.5, and 3.125 Gbaud LP-Serial Links	
	Level I Electrical Specification	
	5 and 6.25 Gbaud LP-Serial Links	37
	Level II Electrical Specifications	37
16	Reference Clock	47
	Reference Clock Electrical Specifications	47
17	Reset (RST_N) Specification	49
18	JTAG Interface	
-	Description	
	IEEE 1149.1 (JTAG) and IEEE 1149.6 (AC Extest) Compliance	50
	System Logic TAP Controller Overview	
	Signal Definitions	
	Test Data Register (DR)	52
	Boundary Scan Registers	52
	Instruction Register (IR)	55
	EXTEST	56
	Configuration Register Access (Revision A/B)	58
	Configuration Register Access (Revision C)	60
	JTAG DC Electrical Specifications	63
	JTAG AC Electrical Specifications	64
	JTAG Timing Waveforms	65
19	Pinout and Pin Listing	66
	Pinout — Top View	66
	Pin Listing	67
20	Package Specifications	76
	Package Physical Specifications	
	Package Drawings	
	Thermal Characteristics	
21	Ordering Information	

# 

# **About This Document**

# Introduction

The *CPS-1848 Datasheet* provides hardware information about the CPS-1848, such as electrical and packaging characteristics. It is intended for hardware engineers who are designing system interconnect applications with the device.

## Additional Resources

The *CPS-1848 User Manual* describes the functionality and configuration capabilities of the device. In addition, there are many other resources available that support the CPS-1848. For more information, please contact IDT for support.

# **Document Conventions and Definitions**

This document uses the following conventions and definitions:

- To indicate signal states:
  - Differential signals use the suffix "\_P" to indicate the positive half of a differential pair.
  - Differential signals use the suffix "\_N" to indicate the negative half of a differential pair.
  - Non-differential signals use the suffix "\_N" to indicate an active-low state.
- To define buses, the most significant bit (MSB) is on the left and least significant bit (LSB) is on the right. No leading zeros are included.
- To represent numerical values, either decimal, binary, or hexadecimal formats are used. The binary format is as follows: 0bDDD, where "D" represents either 0 or 1; the hexadecimal format is as follows: 0xDD, where "D" represents the hexadecimal digit(s); otherwise, it is decimal.
- Unless otherwise denoted, a byte refers to an 8-bit quantity; a word refers to a 32-bit quantity, and a double word refers to an 8-byte (64-bit) quantity. This is in accordance with RapidIO convention.
- A bit is set when its value is 0b1. A bit is cleared when its value is 0b0.
- A read-only register, bit, or field is one that can be read but not modified.

This symbol indicates important configuration information or suggestions.



This symbol indicates procedures or operating levels that may result in misuse or damage to the device.

# **Revision History**

#### April 4, 2016

- Added an R\_X2 symbol to Table 20
- Updated the Package Physical Specifications
- Updated Heat Sink Requirement and Analysis
- Added HMH, HMG, and BLG part numbers to Ordering Information

#### June 12, 2013

• Updated the note associated with VDD3A (pin AD24)

#### June 8, 2012

- Changed the maximum 3.3V supply requirement to 3.47V in Table 6 and note 2 below the table
- Added two cautionary notes about lane reordering to Pin Listing

#### April 2, 2012

- Added JTAG configuration register access information for Revision C in Configuration Register Access (Revision C)
- Updated the JTAG version number for Revision C
- Added a BR FCBGA (Lidded) package option to Package Drawings
- Added new thermal data for the BR FCBGA package to Thermal Characteristics
- Added BR FCBGA package information to Ordering Information

#### December 9, 2011

- Loosened the Clock Input signal rise/fall minimum time specification
- Added an additional note to the power sequencing requirements

October 17, 2011

# 

# **CPS-1848** Datasheet

# **1** Device Overview

The CPS-1848 (part number 80HCPS1848) is a *RapidIO Specification (Rev. 2.1)* compliant Central Packet Switch whose functionality is central to routing packets for distribution among DSPs, processors, FPGAs, other switches, or any other RapidIO-based devices. It can also be used in RapidIO backplane switching. The CPS-1848 supports Serial RapidIO (S-RIO) packet switching (unicast, multicast, and an optional broadcast) from any of its 18 input ports to any of its 18 output ports.


# 2 Features

- RapidIO ports
  - 48 bidirectional S-RIO lanes
  - Port widths of 1x, 2x, and 4x allow up to 20 Gbps per port
  - Port speeds selectable: 6.25, 5, 3.125, 2.5, or 1.25 Gbaud
  - Support Level I defined short or long haul reach, and Level II defined short-, medium-, or long-run reach for each PHY speed
  - Error Management Extensions support
  - Software-assisted error recovery, supporting hot swap
- I<sup>2</sup>C Interfaces
  - Provides I<sup>2</sup>C port for maintenance and error reporting
  - Master or Slave operation
  - Master allows power-on configuration from external ROM
  - Master mode configuration with external image compressing and checksum
- Switch
  - 240 Gbps peak throughput
  - Non-blocking data flow architecture
  - Configurable for Cut-Through or Store-and-Forward data flow
  - Very low latency for all packet lengths and load conditions
  - Internal queuing buffer and retransmit buffer
  - Standard transmitter- or receiver-controlled flow control
  - Global routing or Local Port routing capability
  - Supports up to 40 simultaneous multicast masks, with broadcast
  - Performance monitoring counters for performance and diagnostics analysis. Per input port and output port counters
- SerDes
  - Transmitter pre-emphasis and drive strength + receiver equalization provides best possible signal integrity
  - Embedded PRBS generation and detection with programmable polynomials support Bit Error Rate testing

#### 2 Features

- Additional Information
  - Packet Trace/Mirror. Each input port can copy all incoming packets matching user-defined criteria to a "trace" output port.
  - Packet Filter. Each input port can filter (drop) all incoming packets matching user-defined criteria.
  - Device configurable through any of S-RIO ports, I<sup>2</sup>C, or JTAG
  - Full JTAG Boundary Scan Support (IEEE1149.1 and 1149.6)
  - Lidded/Lidless FCBGA Package: 29 X 29 mm, 1.0 mm ball pitch
- Specification Compliancy
  - RapidIO Specification (Rev. 2.1), Part 1: Input/Output Logical Specification, 08/2009, RTA
  - RapidIO Specification (Rev. 2.1), Part 2: Message Passing Logical Specification, 08/2009, RTA
  - RapidIO Specification (Rev. 2.1), Part 3: Common Transport Specification, 08/2009, RTA
  - RapidIO Specification (Rev. 2.1), Part 6: LP-Serial Physical Layer Specification, 08/2009, RTA
  - RapidIO Specification (Rev. 2.1), Part 7: System and Device Interoperability Specification, 08/2009, RTA
  - RapidIO Specification (Rev. 2.1), Part 8: Error Management Extensions Specification, 08/2009, RTA
  - RapidIO Specification (Rev. 2.1), Part 9: Flow Control Logic Layer Extensions Specification, 08/2009, RTA
  - RapidIO Specification (Rev. 2.1), Part 11: Multicast Extensions Specification, 08/2009, RTA
  - RapidIO Specification (Rev. 2.1), Annex I: Software/System Bring Up Specification, 08/2009, RTA
  - IEEE Std 1149.1-2001 IEEE Standard Test Access Port and Boundary-Scan Architecture
  - IEEE Std 1149.6-2003 IEEE Standard for Boundary-Scan Testing of Advanced Digital Networks
  - The I<sup>2</sup>C-BUS Specification (v 2.1), January 2000, Philips

# 3 Block Diagram



# **Device Description**

The CPS-1848 is a S-RIO-compliant performance-optimized switch. This device is ideally suited for intensive processing applications which require a multiplicity of DSPs, CPUs, and / or FPGAs working together in a cluster. Its very low latency, reliable packet-transfer, and high throughput make it ideal in embedded applications including communications, imaging, or industrial controls. A switched S-RIO architecture allows a flat topology with true peer-to-peer communications. It supports four standard RapidIO levels of priority, and can unicast, multicast, or broadcast packets to destination ports. With link rates to 6.25 Gbaud and transmitter pre-emphasis and receiver equalization, the device can provide up to 20 Gbps per port across 100 cm (40 inches) of FR4 with 2 connectors. This makes the device ideally suited for communicating across backplanes or cables.

The CPS-1848 receives packets from up to 18 ports. The CPS-1848 offers full support for switching as well as enhanced functions:

1. Switching — All packets are switched in accordance with the *RapidIO Specification (Rev. 2.1)*, with packet destination IDs (destID) determining how the packet is routed.

Four main switching options exist:

4

- a. Unicast: Packets are sent according to the packet's destID to a single destination port in compliance with the RapidIO Specification (Rev. 2.1).
- b. Multicast: Packets with a destID pointing to a multicast mask will multicast to all destination ports provided by the multicast mask. Multicasting is performed in compliance with the RapidIO Specification (Rev. 2.1).

#### 5 Functional Overview

- c. Maintenance packets: In compliance with the *RapidIO Specification (Rev. 2.1)*, maintenance packets with hop\_count > 0 pass through the switch. Maintenance packets with hop\_count = 0 will operate on the switch.
- d. Broadcast: Each multicast mask can be configured so all output ports, including the source port, are included among the destination ports for that multicast operation. This feature is IDT-specific.

The CPS-1848 supports a peak throughput of 240 Gbps which is the line rate for 8 ports in 4x, 6 ports in 2x and 4 ports 1x configuration, (each at 5.0 Gbaud = 6.25 Gbaud minus the S-RIO defined 8b/10b encoding), and switches dynamically in accordance with the packet headers and priorities.

- 2. Enhanced functions Enhanced features are provided for support of system debug. These features which are optional for the user consist of following functions:
  - a. Packet Trace: The Packet Trace feature provides at-speed checking of the first 160 bits (header plus a portion of any payload) of every incoming packet against user-defined comparison register values. The trace feature is available on all S-RIO ports, each acting independently from one another. If the trace feature is enabled for a port, every incoming packet is checked for a match against up to four comparison registers. If a match occurs, either of two possible user-defined actions may occur:

i) Not only does the packet route normally through the switch to its appropriate destination port, but this same packet is copied to a "debug port" or "trace port." The trace port itself can be any of the standard S-RIO ports. The port used for the trace port is defined by the user through simple register configuration.

ii) The packet is dropped. If there is no match, the packets route normally through the switch with no action taken. The Packet Trace feature can be used during system bring-up and prototyping to identify specific packet types of interest to the user. It might be used in security applications, where packets must be checked for either correct or incorrect tags in either of the header or payload. Identified (match) packets are then routed to the trace port for receipt by a host processor, which can perform an intervention at the software level.

- b. Port Loopback: The CPS-1848 offers internal loopback for each port that can be used for system debug of the high-speed S-RIO ports. By enabling loopback on a port, packets sent to the port's receiver are immediately looped back at the physical layer to the transmitter - bypassing the higher logical or transport layers.
- c. Broadcast: The device switching operation supports broadcast traffic (any input port to all output ports).
- d. Security functions: The aforementioned packet trace / filter capabilities allow packets matching trace criteria to be blocked at the input port. This function can, for example, allow untrusted (unknown source or destination) packets to be filtered, malicious or errant maintenance packets to be filtered, or boot packets to be identified to pass to a slave device.

The CPS-1848 can be programmed through any one or combination of S-RIO,  $I^2C$ , or JTAG. Note that any S-RIO port can be used for programming. The CPS-1848 can also configure itself on power-up by reading directly from EPROM over  $I^2C$  in master mode.

# 5 Functional Overview

The CPS-1848 is optimized for line card and backplane switching. Its primary function is to switch data plane and control plane data packets using S-RIO between a set of devices that reside on the same line card. In addition, it can bridge communications between multiple on-board (or local) devices and a set of external line cards by providing long run RapidIO backplane interconnects. In this manner, for example, the device can serve as a switch between a set of RF cards and a set of RapidIO based DSPs in a wireless basestation.

The CPS-1848 supports packet switching from its 18 RapidIO ports. Packets can be unicast, multicast, or broadcast. The encoded data rate for each of the lanes are configurable to either 1.25, 2.5, 3.125, 5, or 6.25 Gbaud. The device supports lane groupings such that 1x, 2x, and 4x operation is provided, as defined in the *RapidIO Specification (Rev. 2.1)*.

The CPS-1848 supports the reception of S-RIO maintenance packets (type 8) which are directed to it (that is, a hop count of 0). The device can properly process and forward received maintenance packets with a hop count > 0 as defined in the *RapidIO Specification (Rev. 2.1)*. With the exception of maintenance packets, received packets are transmitted unmodified.


The CPS-1848 supports four priority levels plus Critical Request Flow (CRF), as defined in the *RapidIO Specification (Rev. 2.1), Part 6*. It is programmable by all of the following: S-RIO ports, I<sup>2</sup>C, and JTAG Interface.

From a switching perspective the CPS-1848 functions statically. As such, all input to output port mappings are configurable through registers. Unless register configurations are changed, the input to output mappings remains static regardless of the received data. The switching functionality does not dynamically "learn" which destIDs are tied to a port endpoint by examining S-RIO header fields and dynamically updating internal routing tables.

The CPS-1848 supports "Store and Forward" or "Cut-Through" packet forwarding (for more information, see the "Switch Fabric" chapter in the CPS-1848 User Manual).

Integrated Device Technology, Inc.

# 6 Interface Overview





# S-RIO Ports

The S-RIO ports are the main communication ports on the chip. These ports are compliant with the *RapidIO Specification (Rev. 2.1)*. For more information, see the *RapidIO Specification (Rev. 2.1)*.

The device provides up to 48 S-RIO lanes. The encoded data rate for each of the lanes is configurable to either 1.25, 2.5, 3.125, 5, or 6.25 Gbaud as defined in the *RapidIO Specification (Rev. 2.1), Part 6.* 

# I<sup>2</sup>C Bus

This interface can be used instead of the standard S-RIO or JTAG ports to program the chip and to check the status of registers - including the error reporting registers. It is fully compliant with the I<sup>2</sup>C specification, it supports master and slave modes and supports both Fast and Standard-mode buses [1]. For more information, see I<sup>2</sup>C Bus.

# **JTAG TAP Port**

This TAP interface is IEEE1149.1 (JTAG) and 1149.6 (AC Extest) compliant [11, 12]. It can be used instead of the standard S-RIO or I<sup>2</sup>C ports to program the chip and to check the status of registers - including the error reporting registers. It has 5 pins. For more information, see JTAG Interface.

# Interrupt (IRQ\_N)

An interrupt output is provided in support of Error Handling functionality. This output can flag a host processor if error conditions occur within the device. For more information, see the "Event Management" chapter in the CPS-1848 User Manual.

# Reset (RST\_N)

A single Reset pin is used for full reset of the CPS-1848, including setting all registers to power-up defaults. For more information, see the "Reset and Initialization" chapter in the CPS-1848 User Manual.

# Clock (REF\_CLK\_P/N)

The single system clock (REF\_CLK\_P/N) is a 156.25-MHz differential clock.

### Rext (REXT\_N/P)

These pins establish the drive bias on the SerDes output. An external bias resistor is required. The two pins must be connected to one another with a 9.1k Ohm resistor. This provides robust SerDes stability across process and temperature.

# Speed Select (SPD[2:0])

These pins define the S-RIO port speed at RESET for all ports. SPD[2:0] can be configured as follows:

- 000 = 1.25 Gbaud
- 001 = 2.5 Gbaud
- 01X = 5 Gbaud
- 100 = Reserved
- 101 = 3.125 Gbaud
- 11X = 6.25 Gbaud

For more information, see Speed Select Pins SPD[2:0].

# Quadrant Config (QCFG[7:0])

These pins define the S-RIO port width (x1, x2, x4) at RESET for all ports. QCFG[1:0] defines port width for Quadrant 0, QCFG[3:2] defines port width for Quadrant 1, QCFG[5:4] defines port width for Quadrant 2, and QCFG[7:6] defines port width for Quadrant 3. For more information, see Quadrant Configuration Pins QCFG[7:0].

## Frequency Select (FSEL[1:0])

FSEL1 pin defines the input reference clock, and FSEL0 pin defines the internal clock frequency, full or half rate.

#### Multicast (MCAST)

The Multicast-Event Control Symbol Trigger (MCAST) pin provides an optional mechanism to trigger the generation of a Multicast-Event Control Symbol. The multicast-event control symbol allows a user-defined system event to be multicast throughout a system (for example, synchronously reset a system or its internal timers).

# 7 Configuration Pins

### Speed Select Pins SPD[2:0]

There are three port-speed selection pins that select the initial speed of the RapidIO ports (see Table 1). The RESET setting can be overridden by programming the PLL n Control 1 Register and Lane n Control Register (for more information, see "Lane and Port Speeds" in the *CPS-1848 User Manual*).

Value on the Pins (SPD2, SPD1, SPD0)	Port Rate (Gbaud)
000	1.25
001	2.5
01X	5.0
100	Reserved
101	3.125
11X	6.25

#### **Table 1 Port Speed Selection Pin Values**

## **Quadrant Configuration Pins QCFG[7:0]**

There are eight quadrant configuration selection pins, QCFG[7:0], or two pins per quadrant (see Figure 3). These pins configure the device's power-up settings for port width and lane to port mapping. After power-up these settings can be changed by updating the Quadrant Configuration Register (for more information, see "Lane to Port Mapping" in the *CPS-1848 User Manual*).




Figure 3: Quadrant Configuration using QCFG[7:0]

Figure 4 shows a lane to port mapping example for Quadrant 0 based on QCFG[1:0] set to 11.




Figure 4: Quadrant 0 Configuration Example — QCFG[1:0] = 11

The following describes the complete lane-to-port mapping options for the CPS-1848 based on the setting of the QCFG[7:0] pins.

0		QCFG Pin	PLL		Мар	oping
Quadrant		Setting		Port Width	Port	Lane(s)
0	QCFG[1:0]	00	0	4x	0	0–3
		-	4	4x	4	16–19
		-	8	4x	8	32–35
		-	-	-	12, 16	-
		01	0	2x	0	0–1
		-	4	4x	4	16–19
		-	8	4x	8	32–35
			0	2x	12	2–3
			-	-	16	-
		10	0	2x	0	0–1
		-	4	4x	4	16–19
			8	2x	8	32–33
			0	2x	12	2–3
		-	8	2x	16	34–35
		11	0	2x	0	0–1
			4	4x	4	16–19
			8	4x	8	32–35
			0	1x	12	2
			0	1x	16	3

#### Table 2 Lane to Port Mapping

Quadrant	QCFG Pins	QCFG Pin	PLL	Port Width	Map	oping
	QUEG PINS	Setting	PLL	Port width -	Port	Lane(s)
1	QCFG[3:2]	00	1	4x	1	4–7
		_	5	4x	5	20–23
			9	4x	9	36–39
			-	-	13, 17	-
		01	1	2x	1	4–5
			5	4x	5	20–23
			9	4x	9	36–39
			1	2x	13	6–7
			-	-	17	-
		10	1	2x	1	4–5
			5	4x	5	20–23
			9	2x	9	36–37
			1	2x	13	6–7
			9	2x	17	38–39
		11	1	2x	1	4–5
			5	4x	5	20–23
			9	4x	9	36–39
			1	1x	13	6
			1	1x	17	7
2	QCFG[5:4]	00	2	4x	2	8–11
			6	4x	6	24–27
			10	4x	10	40–43
			-	-	14	-
		01	2	2x	2	8–9
			6	4x	6	24–27
			10	4x	10	40–43
			2	2x	14	10–11
		10		Undef	ined	
		11		Undef	ined	

#### Table 2 Lane to Port Mapping (Continued)

Quadrant	QCFG Pins	QCFG Pin Setting	PLL	Port Width	Mapping		
Quadrant				FOIL WIGHT	Port	Lane(s)	
3	QCFG[7:6]	00	3	4x	3	12–15	
			7	4x	7	28–31	
			11	4x	11	44–47	
			-	-	15	-	
		01	3	2x	3	12–13	
			7	4x	7	28–31	
			11	4x	11	44–47	
			3	2x	15	14–15	
		10	Unde		fined	-	
		11	Undefined				

#### Table 2 Lane to Port Mapping (Continued)

# 8 Absolute Maximum Ratings

#### Table 3 Absolute Maximum Rating<sup>1</sup>

Symbol	Dovometov	Ra	11		
Symbol	Parameter	Minimum	Maximum	– Unit	
V <sub>DD3</sub>	V <sub>DD3</sub> voltage with respect to GND	-0.5	3.6	V	
V <sub>DD</sub>	V <sub>DD</sub> voltage with respect to GND	-0.5	1.2	V	
V <sub>DDT</sub>	V <sub>DDT</sub> voltage with respect to GNDS (V <sub>DDS</sub> = 0V)	-0.5	1.2	V	
	V <sub>DDT</sub> voltage with respect to GNDS (V <sub>DDS</sub> = 1.0V)	-0.5	1.4	V	
$V_{\text{DDA}}$ and $V_{\text{DDS}}$	$V_{\text{DDA}}$ and $V_{\text{DDS}}$ voltage with respect to GNDS	-0.5	1.2	V	
T <sub>BIAS</sub> <sup>2</sup>	Temperature under bias	-55	125	С	
T <sub>STG</sub>	Storage temperature	-65	150	С	
T <sub>JN</sub>	Junction temperature	-	125	С	
$I_{OUT}$ (for $V_{DD3} = 3.3V$ )	DC output current	-	30	mA	
$I_{OUT}$ (for $V_{DD3} = 2.5V$ )	DC output current	-	30	mA	

#### Notes:

- 1. Stresses greater than those listed under Absolute Maximum Ratings can cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods can affect reliability.
- 2. Ambient Temperature under DC Bias, no AC conditions. Can not exceed maximum Junction temperature.
- 3. IDT recommends not to exceed ripple voltage of 50 mV max on V<sub>DDT</sub>/V<sub>DDS</sub>/V<sub>DDA</sub> and 50 mV/100 mV (maximum) on V<sub>DD</sub>/V<sub>DD3</sub> respectively.

# 9 Recommended Operating Conditions

#### Rating Symbol<sup>2</sup> Parameter Unit Minimum Maximum V<sub>DD3</sub>-supplied interfaces<sup>35</sup> Input or I/O terminal voltage with respect to GND -0.3 ٧ $V_{DD3} + 0.3$ V VDD V<sub>DD</sub> voltage with respect to GND 0.95 1.05 V<sub>DDA</sub> and V<sub>DDS</sub><sup>4</sup> V<sub>DDA</sub> AND V<sub>DDS</sub> voltage with respect to GNDS 0.95 1.05 V V<sub>DDT</sub> voltage with respect to GNDS 1.14 1.26 ٧ V<sub>DDT</sub> V<sub>DD3</sub> and V<sub>DD3A</sub> V<sub>DD3</sub> voltage (3.3 V) with respect to GND 3.14 3.47 ۷ V<sub>DD3</sub> voltage (2.5 V) with respect to GND 2.4 2.6 ٧

#### Table 4 Recommended Operating Conditions<sup>1</sup>

Notes:

- The following power-up sequence is necessary in order for the device to function properly: The SerDes voltage (V<sub>DDS</sub>) needs to power-up first followed by SerDes voltage (V<sub>DDT</sub>). V<sub>DD</sub>, V<sub>DDA</sub>, and V<sub>DD3(a)</sub> can be powered up in any order. The device is not sensitive to supply rise and fall times, and thus these are not specified.
- 2. V<sub>DDT</sub>, V<sub>DDA</sub>, and V<sub>DDS</sub> share a common ground (GNDS). Core supply and ground are V<sub>DD</sub> and GND respectively.
- 3. V<sub>DD3</sub> can be operated at either 3.3V or 2.5V simply by providing that supply voltage. For those interfaces operating on this supply, this datasheet provides input and output specifications at each of these voltages.
- 4. V<sub>DDS</sub> and V<sub>DDA</sub> can be tied to a common power plane. V<sub>DD</sub> (core, digital supply) should have its own power plane. If the same voltage regulator is used for V<sub>DDS</sub>/V<sub>DDA</sub> and V<sub>DD</sub>, the V<sub>DDS</sub>/V<sub>DDA</sub> plane should be isolated to prevent noise from the V<sub>DD</sub> plane to couple onto the V<sub>DDS</sub>/V<sub>DDA</sub> plane.
- 5. This is a steady-state DC parameter that applies after the power supply has reached its nominal operating value. The voltage on any Input or I/O pin cannot exceed its corresponding supply voltage during power supply ramp up.

# **10 AC Test Conditions**

Input Pulse Levels	GND to 3.0V / GND to 2.4V
Input Rise / Fall Times	2 ns
Input Timing Reference Levels	1.5V / 1.25V
Output Reference Levels	1.5V / 1.25V
Output Load	See Figure 5

Table 5 AC Test Conditions (V $_{\rm DD3}$  = 3.3V / 2.5V): JTAG, I^2C, RST




Figure 5: AC Output Test Load (JTAG)




Figure 6: AC Output Test Load (IRQ)

Note: The IRQ\_N pin is an open-drain driver. IDT recommends a weak pull-up resistor (2-10k Ohm) be placed on this pin to V<sub>DD3</sub>.






Figure 7: AC Output Test Load (I<sup>2</sup>C)







The characteristic impedance Z0 should be designed for 100 Ohms differential. An inline capacitor C1 and C2 at each input of the receiver provides AC-coupling and a DC-block. The IDT recommended values are 75 - 200nF for each. Thus, any DC bias differential between the two devices on the link is negated. The differential input resistance at the receiver is 100 Ohms, as defined in the *RapidIO Specification (Rev. 2.1)*. Thus, R1 and R2 are 50 Ohms each. Note that VBIAS is the internal bias voltage of the device's receiver.

# **11 Power Consumption**

Heat generated by the packaged IC and increase in voltage supplies have an adverse effect on the device power consumption. In order to control its functional and maximum design temperature limits, IDT recommends at a minimum to use a heat sink. The typical and maximum power numbers provided below take into consideration the heat sink with the following characteristics, Theta  $Ja = 3.3^{\circ}C/W$  with 1m/s of airflow. For more information on thermal analysis, see Thermal Characteristics.

An estimate of the device power figure for an application usage can be determined by using the device's "Power Calculator" modeling tool available on the IDT secure site.

The *typical* power condition refers to nominal voltage for all rails and is 9.7W in total for all ports enabled as 8 4x, 6 2x and 4 1x at 6.25 Gbaud under 50% switch load.

The *maximum* power condition refers to maximum voltage for all rails and is 13.7W in total for all ports enabled as 8 4x, 6 2x and 4 1x at 6.25 Gbaud under 100% switch load.

	Power Supplies												
Line Rate Gbaud	Current/ Power		Supply DD)		Supply <sub>DDS</sub> )		Supply V <sub>DDT</sub> )		Supply DA)		upply <sub>0D3</sub> )	То	tal
		Тур 1.0V	Max 1.05V	Тур 1.0V	Max 1.05V	Тур 1.2V	Max 1.26V	Тур 1.0V	Max 1.05V	Тур 3.3V	Max 3.47V	Typ Power	Max Power
6.25	Amps	5.04	7.94	2.49	2.75	1.42	1.50	0.44	0.50	0.016	0.030		
	Watts	5.04	8.34	2.49	2.89	1.70	1.89	0.44	0.525	0.053	0.108	9.72	13.75
5.0	Amps	4.86	7.81	2.32	2.54	1.42	1.50	0.4	0.45	0.016	0.030		
	Watts	4.86	8.20	2.32	2.67	1.70	1.89	0.4	0.47	0.053	0.108	9.33	13.34
3.125	Amps	4.60	7.56	2.05	2.24	1.42	1.50	0.44	0.50	0.016	0.030		
	Watts	4.60	7.94	2.05	2.35	1.70	1.89	0.44	0.525	0.053	0.108	8.84	12.81
2.5	Amps	4.52	7.50	1.96	2.12	1.42	1.50	0.39	0.45	0.016	0.030		
	Watts	4.52	7.88	1.96	2.23	1.70	1.89	0.39	0.47	0.053	0.108	8.62	12.58
1.25	Amps	4.36	7.37	1.78	1.93	1.42	1.50	0.39	0.45	0.016	0.030		
	Watts	4.36	7.74	1.78	2.03	1.70	1.89	0.39	0.47	0.053	0.108	8.28	12.24

#### **Table 6 Power Consumption**

Notes:

Typical conditions: V<sub>DD</sub>, V<sub>DDS</sub>, V<sub>DDA</sub> = 1.0V, V<sub>DDT</sub> = 1.2V, V<sub>DD3</sub> = 3.3V at Ambient Temperature of 60°C with heat sink (Theta Ja = 3.3°C/W @ 1m/s airflow).

2. Maximum conditions: V<sub>DD</sub>, V<sub>DDS</sub>, V<sub>DDA</sub> = 1.05V, V<sub>DDT</sub> = 1.26V, V<sub>DD3</sub> = 3.47V at max Junction Temperature (125°C).

# 12 I<sup>2</sup>C Bus

The CPS-1848 is compliant with the I<sup>2</sup>C specification [1]. This specification provides the functional information and electrical specifications associated with the I<sup>2</sup>C bus, including signaling, addressing, arbitration, AC timing, and DC specifications. The CPS-1848 supports both master mode and slave mode, which is selected by MM\_N pin.

The I<sup>2</sup>C bus consists of the Serial Data (SDA) and Serial Clock (SCL) pins. It can be used to attach a CPU or a configuration memory. The I<sup>2</sup>C Interface supports Fast/Standard (F/S) mode (400/100 kHz).

# I<sup>2</sup>C Master Mode and Slave Mode

The CPS-1848 support both master mode and slave mode. The operating mode is selected by the MM\_N static configuration pin. For more information, see Signaling.

# I<sup>2</sup>C Device Address

The device address for the CPS-1848 is fully pin-defined by 10 external pins while in slave mode. This provides full flexibility in defining the slave address to avoid conflicting with other  $I^2C$  devices on a bus. The CPS-1848 can be operated as either a 10-bit addressable device or a 7-bit addressable device based on another external pin, address select (ADS). If the ADS pin is tied to  $V_{DD3}$ , then the CPS-1848 operates as a 10-bit addressable device address will be defined as ID[9:0]. If the ADS pin is tied to GND, then the CPS-1848 operates as a 7-bit addressable device with the device address defined by ID[6:0]. The addressing mode must be established at power-up and remain static throughout operation. Dynamic changes will result in unpredictable behavior.

Pin	I <sup>2</sup> C Address Bit (pin_addr)
ID9	9 (don't care in 7-bit mode)
ID8	8 (don't care in 7-bit mode)
ID7	7 (don't care in 7-bit mode)
ID6	6
ID5	5
ID4	4
ID3	3
ID2	2
ID1	1
ID0	0

#### Table 7 I<sup>2</sup>C Static Address Selection Pin Configuration

All of the CPS-1848's registers are addressable through I<sup>2</sup>C. These registers are accessed using 22-bit addresses and 32-bit word boundaries through standard reads and writes. These registers also can be accessed through the S-RIO and JTAG Interfaces.

## Signaling

Communication with the CPS-1848 on the I<sup>2</sup>C bus follows these three cases:

- 1. Suppose a master device wants to send information to the CPS-1848:
  - Master device addresses CPS-1848 (slave)
  - Master device (master-transmitter), sends data to CPS-1848 (slave- receiver)
  - Master device terminates the transfer
- 2. If a master device wants to receive information from the CPS-1848:
  - Master device addresses CPS-1848 (slave)
  - Master device (master-receiver) receives data from CPS-1848 (slave- transmitter)
  - Master device terminates the transfer
- 3. If CPS-1848 polls configuration image from external memory
  - CPS-1848 addresses the memory
  - Memory transmits the data
  - CPS-1848 gets the data

All signaling is fully compliant with I<sup>2</sup>C (for signaling information, see the Philips  $\beta C$  Specification) [1]. Standard signaling and timing waveforms are displayed below.

#### Connecting to Standard-, Fast-, and Hs-mode Devices

The CPS-1848 supports Fast/Standard (F/S) modes of operation. Per I<sup>2</sup>C specification, in mixed speed communication the CPS-1848 supports Hsand Fast-mode devices at 400 Kbps, and Standard-mode devices at 100 Kbps. For information on speed negotiation on a mixed speed bus, see the I<sup>2</sup>C specification.

#### CPS-1848-Specific Memory Access (Slave Mode)

There is a CPS-1848-specific I<sup>2</sup>C memory access implementation. This implementation is fully I<sup>2</sup>C compliant. It requires the memory address to be specified during writes. This provides directed memory accesses through the I<sup>2</sup>C bus. Subsequent reads begin at the address specified during the last write.

The write procedure requires the 3 bytes (22 bits) of memory address to be provided following the device address. Thus, the following are required: device address – one or two bytes depending on 10-bit / 7-bit addressing, memory address – 3 bytes yielding 22 bits of memory address, and a 32-bit data payload – 4-byte words. To remain consistent with S-RIO standard maintenance packet memory address convention, the I<sup>2</sup>C memory address provided must be the 22 MSBs. Since I<sup>2</sup>C writes to memory apply to double-words (32 bits), the two LSBs are "don't care" as the LSBs correspond to word and byte pointers.

The read procedure has the memory address section of the transfer removed. Thus, to perform a read, the proper access would be to perform a write operation and issue a repeated start after the acknowledge bit following the third byte of memory address. Then, the master would issue a read command selecting the CPS-1848 through the standard device address procedure with the R/W bit high. Note that in 10-bit device address mode (ADS=1), only the two MSBs need be provided during this read. Data from the previously loaded address would immediately follow the device address protocol. A stop or repeated start can be issued anytime during the write data payload procedure, but must be before the final acknowledge; that is, canceling the write before the write operation is completed and performed. Also, the master would be allowed to access other devices attached to the I<sup>2</sup>C bus before returning to select the CPS-1848 for the subsequent read operation from the loaded address.




Figure 9: Write Protocol with 10-bit Slave Address (ADS is 1)

I<sup>2</sup>C writes to memory align on 32-bit word boundaries, thus the 24 address MSBs must be provided while the two LSBs associated with word and byte pointers are "don't care", and therefore are not transmitted.




Figure 10: Read Protocol with 10-bit Slave Address (ADS is 1)






Figure 11: Write Protocol with 7-bit Slave Address (ADS is 0)

I<sup>2</sup>C writes to memory align on 32-bit word boundaries, thus the 24 address MSBs must be provided while the two LSBs associated with word and byte pointers are "don't care", and therefore are not transmitted.





#### CPS-1848 Configuration and Image (Master mode)

There is both a power-up master and a command master mode. If powered up in master mode, the CPS-1848 polls configuration image from external memory after the device reset sequence has completed. Once the device has completed its configuration sequence, it will revert to slave mode. Through a configuration register write, the device can be commanded to enter master mode, which provides more configuration sequence flexibility. For more information, see the "I<sup>2</sup>C Interface" chapter in the *CPS-1848 User Manual*.

# I<sup>2</sup>C DC Electrical Specifications

Note that the ADS and ID pins will all run off the V<sub>DD3</sub> (3.3V/2.5V) power supply, and these pins are required to be fixed during operation. Thus, these pins must be statically tied to the 3.3V/2.5V supply or GND.

Table 8 to Table 10 list the SDA and SCL electrical specifications for F/S-mode  $I^2C$  devices.

At recommended operating conditions with V\_{DD3} = 3.3V  $\pm$  5%.

Parameter	Symbol	Min	Max	Unit
Input high voltage level	V <sub>IH</sub>	0.7 x V <sub>DD3</sub>	V <sub>DD3(max)</sub> + 0.5	V
Input low voltage level	V <sub>IL</sub>	-0.5	0.3 x V <sub>DD3</sub>	V
Hysteresis of Schmitt trigger inputs	V <sub>HYS</sub>	0.05 x V <sub>DD3</sub>	-	V
Output low voltage	V <sub>OL</sub>	0	0.4	ns
Output fall time from $V_{IH(min)}$ to $V_{IL(max)}$ with a bus capacitance from 10pF to 400pF	t <sub>OF</sub>	20 + 0.1 x C <sub>b</sub>	250	ns
Pulse width of spikes which must be suppressed by the input filter	t <sub>SP</sub>	0	50	ns
Input current each I/O pin (input voltage is between 0.1 x $V_{DD3}$ and 0.9 x $V_{DD3}$ (max))	ł	-10	10	uA
Capacitance for each I/O pin	CI	-	10	pF

#### Table 8 I<sup>2</sup>C DC Electrical Specifications (3.3V)

At recommended operating conditions with  $V_{DD3} = 2.5V \pm 100 \text{mV}$ .

#### Table 9 I<sup>2</sup>C DC Electrical Specifications (2.5V)

Parameter	Symbol	Min	Max	Unit
Input high voltage level	V <sub>IH</sub>	0.7 x V <sub>DD3</sub>	V <sub>DD3(max)</sub> + 0.1	V
Input low voltage level	V <sub>IL</sub>	-0.5	0.3 x V <sub>DD3</sub>	V
Hysteresis of Schmitt trigger inputs	V <sub>HYS</sub>	0.05 x V <sub>DD3</sub>	-	V
Output low voltage	V <sub>OL</sub>	0	0.4	ns
Output fall time from $V_{IH(min)}$ to $V_{IL(max)}$ with a bus capacitance from 10pF to 400pF	t <sub>OF</sub>	20 + 0.1 x C <sub>b</sub>	250	ns
Pulse width of spikes which must be suppressed by the input filter	t <sub>SP</sub>	0	50	ns
Input current each I/O pin (input voltage is between 0.1 x $V_{DD3}$ and 0.9 x $V_{DD3}$ (max))	h	-10	10	uA
Capacitance for each I/O pin	Cl	-	10	pF

CPS-1848 Datasheet

Integrated Device Technology, Inc.

# I<sup>2</sup>C AC Electrical Specifications

Signal	Symbol	Reference Edge	Standard Mode		Fast Mode		Unit
l <sup>2</sup> C <sup>(1,4)</sup>			Min	Max	Min	Max	
SCL	fscl	none	0	100	0	400	kHz
	thd;sta		4.0	-	0.6	-	US
	tr		-	1000	-	300	ns
	tF		-	300	-	300	ns
SDA <sup>(2,3)</sup>	tsu;dat	SCL rising	250	-	100	-	ns
	thd;dat	SCL falling	0	3.45	0	0.9	US
	tr	-	-	1000	10	300	ns
	tF	-	-	300	10	300	ns
Start or repeated start condition	tsu;sta	SDA falling	4.7	-	0.6	-	us
	tsu;sto		4.0	-	0.6	-	US
Stop condition	tsu;sto	SDA rising	4.0	-	0.6	-	us
Bus free time between a stop and start condition	tBUF	-	4.7	-	1.3	-	US
Capacitive load for each bus line	Св	-	-	400	-	400	pF

Table 10 Specifications of the SDA and SCL Bus Lines for F/S-mode I<sup>2</sup>C Bus Devices

Notes:

1. For more information, see the *I<sup>2</sup>C-Bus Specification* by Philips Semiconductor.

- 2. A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the VIHMIN of the SCL signal) to bridge the undefined region of the falling edge of SCL.
- 3. The maximum thd;DAT has only to be met if the device does not stretch the LOW period (tLow) of the SCL signal.
- 4. A Fast-mode I<sup>2</sup>C-bus device can be used in a Standard-mode I<sup>2</sup>C-bus system, but the requirement t<sub>SU;DAT</sub> ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line t<sub>RMAX</sub> + t<sub>SU;DAT</sub> = 1000 + 250 = 1250 ns (according to the Standard-mode I<sup>2</sup>C-Bus Specification) before the SCL line is released.