

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







# International Rectifier

# IRLR7807ZCPbF IRLU7807ZCPbF

#### HEXFET® Power MOSFET


V <sub>DSS</sub>	R <sub>DS(on)</sub> max	Q <sub>g</sub> (typ)
30V	13.8m $\Omega$	7.0nC

#### **Applications**

- High Frequency Synchronous Buck Converters for Computer Processor Power
- Lead-Free

#### **Benefits**

- Very Low RDS(on) at 4.5V V<sub>GS</sub>
- Ultra-Low Gate Impedance
- Fully Characterized Avalanche Voltage and Current



#### **Absolute Maximum Ratings**

	Parameter	Max.	Units
$V_{DS}$	Drain-to-Source Voltage	30	V
$V_{GS}$	Gate-to-Source Voltage	± 20	7
I <sub>D</sub> @ T <sub>C</sub> = 25°C	Continuous Drain Current, V <sub>GS</sub> @ 10V	43⊕	
I <sub>D</sub> @ T <sub>C</sub> = 100°C	Continuous Drain Current, V <sub>GS</sub> @ 10V	30⊕	Α
I <sub>DM</sub>	Pulsed Drain Current ①	170	7
P <sub>D</sub> @T <sub>C</sub> = 25°C	Maximum Power Dissipation ©	40	W
P <sub>D</sub> @T <sub>C</sub> = 100°C	Maximum Power Dissipation ®	20	7
	Linear Derating Factor	0.27	W/°C
$T_J$	Operating Junction and	-55 to + 175	°C
T <sub>STG</sub>	Storage Temperature Range		
	Soldering Temperature, for 10 seconds	300 (1.6mm from case)	

#### **Thermal Resistance**

	Parameter	Тур.	Max.	Units
$R_{\theta JC}$	Junction-to-Case		3.75	
$R_{\theta JA}$	Junction-to-Ambient (PCB Mount) ⑤		50	°C/W
$R_{\theta JA}$	Junction-to-Ambient		110	

Notes ① through ⑤ are on page 11

International **TOR** Rectifier

## Static @ T<sub>J</sub> = 25°C (unless otherwise specified)

	Parameter	Min.	Тур.	Max.	Units	Conditions
BV <sub>DSS</sub>	Drain-to-Source Breakdown Voltage	30			٧	$V_{GS} = 0V, I_D = 250\mu A$
$\Delta BV_{DSS}/\Delta T_{J}$	Breakdown Voltage Temp. Coefficient		23		mV/°C	Reference to 25°C, I <sub>D</sub> = 1mA
R <sub>DS(on)</sub>	Static Drain-to-Source On-Resistance		11	13.8	mΩ	V <sub>GS</sub> = 10V, I <sub>D</sub> = 15A ③
		_	14.5	18.2		V <sub>GS</sub> = 4.5V, I <sub>D</sub> = 12A ③
V <sub>GS(th)</sub>	Gate Threshold Voltage	1.35	1.8	2.25	٧	$V_{DS} = V_{GS}, I_D = 250\mu A$
$\Delta V_{GS(th)}/\Delta T_J$	Gate Threshold Voltage Coefficient		-4.5		mV/°C	
I <sub>DSS</sub>	Drain-to-Source Leakage Current			1.0	μΑ	$V_{DS} = 24V, V_{GS} = 0V$
				150		$V_{DS} = 24V, V_{GS} = 0V, T_{J} = 125^{\circ}C$
I <sub>GSS</sub>	Gate-to-Source Forward Leakage	_		100	nA	V <sub>GS</sub> = 20V
	Gate-to-Source Reverse Leakage			-100		V <sub>GS</sub> = -20V
gfs	Forward Transconductance	51			S	$V_{DS} = 15V, I_D = 12A$
$Q_g$	Total Gate Charge		7.0	11		
Q <sub>gs1</sub>	Pre-Vth Gate-to-Source Charge		1.8			$V_{DS} = 15V$
$Q_{gs2}$	Post-Vth Gate-to-Source Charge		0.7		nC	$V_{GS} = 4.5V$
$Q_{gd}$	Gate-to-Drain Charge		2.7			I <sub>D</sub> = 12A
$Q_{godr}$	Gate Charge Overdrive		1.8			See Fig. 16
Q <sub>sw</sub>	Switch Charge (Q <sub>gs2</sub> + Q <sub>gd</sub> )		3.4			
Q <sub>oss</sub>	Output Charge		4.0		nC	$V_{DS} = 15V, V_{GS} = 0V$
$t_{d(on)}$	Turn-On Delay Time		7.1			$V_{DD} = 15V, V_{GS} = 4.5V$
t <sub>r</sub>	Rise Time		28			I <sub>D</sub> = 12A
t <sub>d(off)</sub>	Turn-Off Delay Time		9.8		ns	Clamped Inductive Load
t <sub>f</sub>	Fall Time		3.5			
C <sub>iss</sub>	Input Capacitance		780			$V_{GS} = 0V$
Coss	Output Capacitance		180		рF	$V_{DS} = 15V$
C <sub>rss</sub>	Reverse Transfer Capacitance		100			f = 1.0MHz

#### **Avalanche Characteristics**

	Parameter	Тур.	Max.	Units
E <sub>AS</sub>	Single Pulse Avalanche Energy®		28	mJ
I <sub>AR</sub>	Avalanche Current ①		12	Α
E <sub>AR</sub>	Repetitive Avalanche Energy ①		4.0	mJ

#### **Diode Characteristics**

	Parameter	Min.	Тур.	Max.	Units	Conditions		
Is	Continuous Source Current			43@		MOSFET symbol		
	(Body Diode)				Α	showing the		
I <sub>SM</sub>	Pulsed Source Current			170		integral reverse		
	(Body Diode) ①					p-n junction diode.		
$V_{SD}$	Diode Forward Voltage			1.0	V	$T_J = 25^{\circ}C, I_S = 12A, V_{GS} = 0V$ ③		
t <sub>rr</sub>	Reverse Recovery Time		23	35	ns	$T_J = 25^{\circ}C, I_F = 12A, V_{DD} = 15V$		
$Q_{rr}$	Reverse Recovery Charge		14	21	nC	di/dt = 100A/μs ③		
t <sub>on</sub>	Forward Turn-On Time	Intrinsio	turn-or	time is	negligib	igible (turn-on is dominated by LS+LD)		

## International TOR Rectifier

## IRLR/U7807ZCPbF




Fig 1. Typical Output Characteristics

Fig 2. Typical Output Characteristics





Fig 3. Typical Transfer Characteristics


Fig 4. Normalized On-Resistance vs. Temperature

International

TOR Rectifier



**Fig 5.** Typical Capacitance vs. Drain-to-Source Voltage



**Fig 6.** Typical Gate Charge vs. Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage





Fig 8. Maximum Safe Operating Area

## International TOR Rectifier

## IRLR/U7807ZCPbF



2.5 (4) Seg three proof of the proof of the

Fig 9. Maximum Drain Current vs.
Case Temperature

Fig 10. Threshold Voltage vs. Temperature




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case

International

TOR Rectifier




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 13. Gate Charge Test Circuit

6




Fig 12c. Maximum Avalanche Energy Vs. Drain Current




Fig 14a. Switching Time Test Circuit




Fig 14b. Switching Time Waveforms

## International TOR Rectifier

## IRLR/U7807ZCPbF




Fig 15. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs




Fig 16. Gate Charge Waveform

#### Power MOSFET Selection for Non-Isolated DC/DC Converters

#### **Control FET**

Special attention has been given to the power losses in the switching elements of the circuit - Q1 and Q2. Power losses in the high side switch Q1, also called the Control FET, are impacted by the  $R_{\rm ds(on)}$  of the MOSFET, but these conduction losses are only about one half of the total losses.

Power losses in the control switch Q1 are given by;

$$P_{loss} = P_{conduction} + P_{switching} + P_{drive} + P_{output}$$

This can be expanded and approximated by;

$$\begin{split} P_{loss} &= \left(I_{rms}^{2} \times R_{ds(on)}\right) \\ &+ \left(I \times \frac{Q_{gd}}{i_{g}} \times V_{in} \times f\right) + \left(I \times \frac{Q_{gs2}}{i_{g}} \times V_{in} \times f\right) \\ &+ \left(Q_{g} \times V_{g} \times f\right) \\ &+ \left(\frac{Q_{oss}}{2} \times V_{in} \times f\right) \end{split}$$

This simplified loss equation includes the terms  ${\rm Q_{gs2}}$  and  ${\rm Q_{oss}}$  which are new to Power MOSFET data sheets.

 $Q_{gs2}$  is a sub element of traditional gate-source charge that is included in all MOSFET data sheets. The importance of splitting this gate-source charge into two sub elements,  $Q_{gs1}$  and  $Q_{gs2}$ , can be seen from Fig 16.

 $Q_{gs2}$  indicates the charge that must be supplied by the gate driver between the time that the threshold voltage has been reached and the time the drain current rises to  $I_{dmax}$  at which time the drain voltage begins to change. Minimizing  $Q_{gs2}$  is a critical factor in reducing switching losses in Q1.

 $\rm Q_{oss}$  is the charge that must be supplied to the output capacitance of the MOSFET during every switching cycle. Figure A shows how  $\rm Q_{oss}$  is formed by the parallel combination of the voltage dependant (nonlinear) capacitance's  $\rm C_{ds}$  and  $\rm C_{dg}$  when multiplied by the power supply input buss voltage.

#### Synchronous FET

The power loss equation for Q2 is approximated by;

$$\begin{split} P_{loss} &= P_{conduction} + P_{drive} + P_{output}^* \\ P_{loss} &= \left(I_{rms}^2 \times R_{ds(on)}\right) \\ &+ \left(Q_g \times V_g \times f\right) \\ &+ \left(\frac{Q_{oss}}{2} \times V_{in} \times f\right) + \left(Q_{rr} \times V_{in} \times f\right) \end{split}$$

\*dissipated primarily in Q1.

For the synchronous MOSFET Q2,  $R_{\rm ds(on)}$  is an important characteristic; however, once again the importance of gate charge must not be overlooked since it impacts three critical areas. Under light load the MOSFET must still be turned on and off by the control IC so the gate drive losses become much more significant. Secondly, the output charge  $Q_{\rm oss}$  and reverse recovery charge  $Q_{\rm rr}$  both generate losses that are transfered to Q1 and increase the dissipation in that device. Thirdly, gate charge will impact the MOSFETs' susceptibility to Cdv/dt turn on.

The drain of Q2 is connected to the switching node of the converter and therefore sees transitions between ground and  $V_{\rm in}.$  As Q1 turns on and off there is a rate of change of drain voltage dV/dt which is capacitively coupled to the gate of Q2 and can induce a voltage spike on the gate that is sufficient to turn the MOSFET on, resulting in shoot-through current . The ratio of  $Q_{\rm gd}/Q_{\rm gs1}$  must be minimized to reduce the potential for Cdv/dt turn on.






Figure A: Qoss Characteristic


#### International IOR Rectifier

## IRLR/U7807ZCPbF

### D-Pak (TO-252AA) Package Outline







- NOTES

  1. DIVENSIONING AND TOLERANCING PER ASIVE Y14,5M-1994

  2. DIVENSION ARE SHOWN IN INCHES [VILLIWETERS]

  A. LEAD DIVENSION UNCONTROLLED IN L.5.

  A. DIVENSION DI, E1, L.3 & 63 ESTABLISH A NINHAUM MOUNTING SURFACE FOR THERMAL PAD.
- SECTION C-C DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN .005 AND 0.10 [0.13 AND 0.25] FROM THE LEAD TIP.
- DMENSION D & E DO NOT INCLUDE MOLD FLASH, MOLD FLASH SHALL NOT EXCEED .005 [0.13] PER SIDE, THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY,
- SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMO

  DIMENSION BY & C1 APPLIED TO BASE METAL ONLY.

  DATUM A & B TO BE DETERMINED AT DATUM PLANE H.

  DATUM A CONFORMS TO JEDEC OUTLINE TO-252AA.

S	S DIMENSIONS					
M B O L	MILLIM	ETERS	INC	INCHES		
L	MIN.	MAX,	MIN.	MAX.	E S	
Α	2 18	2.39	.086	.094		
A1	-	0.13	-	,005		
ь	0.64	0.89	.025	.035		
b1	0.65	0.79	.025	.031	7	
b2	0.76	1,14	.030	.045		
b3	4,95	5.46	.195	.215	4	
c	0.46	0,61	.018	.024		
c1	0.41	0.56	.016	.022	7	
c2	0.46	0.89	.018	.035		
D	5.97	6.22	.235	.245	6	
D1	5.21	-	.205	-	4	
E	6.35	6.73	.250	.265	6	
E1	4.32	-	.170	-	4	
e	2.29	BSC	.090	BSC		
н	9.40	10.41	.370	.410		
L	1.40	1,78	.055	.070		
L1	2.74	BSC	.108	REF.		
L2	0.51	BSC	.020	BSC		
L3	0.89	1.27	.035	.050	4	
L4	-	1.02	-	.040		
L5	1,14	1,52	.045	.060	3	
0	0.	10*	0.	10*		
ø1	0,	15*	0,	15*		
02	25*	35*	25*	35*		

#### LEAD ASSIGNMENTS

#### HEXFET

- 1.- GATE 2.- DRAIN 3.- SOURCE 4.- DRAIN

#### IGBT & CoPAK


- 1.- GATE 2.- COLLECTOR 3.- EMITTER 4.- COLLECTOR

## D-Pak (TO-252AA) Part Marking Information



indicates "Lead-Free"


"P" in assembly line position indicates "Lead-Free" gualification to the Consumer-level



International IOR Rectifier

### I-Pak (TO-251AA) Package Outline

Dimensions are shown in millimeters (inches)



- NOTES:
  1.- DIMENSIONING AND TOLERANCING PER ASME Y14,5M-1994
- 2.- DIMENSION ARE SHOWN IN INCHES [MILLIMETERS].
- DIMENSION D & E DO NOT INCLUDE MOLD FLASH, MOLD FLASH SHALL NOT EXCEED .005 [0.13] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY.
- A- THERMAL PAD CONTOUR OPTION WITHIN DIMENSION 64, L2, E1 & D1.
- ⚠- LEAD DIMENSION UNCONTROLLED IN L3.
- ⚠- DIMENSION 61, 63 & c1 APPLY TO BASE METAL ONLY.
- 7.- OUTLINE CONFORMS TO JEDEC OUTLINE TO-251AA (Date 06/02).
- 8.- CONTROLLING DIMENSION : INCHES.


_ c						
S		DIMENSIONS				
M B O	MILLIM	ETERS	INC	HES	D T E S	
L	MIN.	MAX.	MIN.	MAX.	Š	
Α	2.18	2.39	.086	,094		
A1	0.89	1,14	.035	.045		
ь	0.64	0.89	.025	.035		
ь1	0.65	0.79	.025	.031	6	
b2	0.76	1,14	.030	.045		
b3	0.76	1.04	.030	.041	6	
b4	4.95	5.46	.195	.215	4	
c	0.46	0.61	.018	.024		
c1	0.41	0.56	.016	.022	6	
c2	0.46	0.89	.018	.035		
D	5.97	6.22	.235	.245	3	
D1	5.21	-	.205	-	4	
E	6.35	6.73	.250	.265	3	
E1	4.32	-	.170	-	4	
e	2.29	BSC	.090	BSC		
L	8.89	9.65	.350	.380		
L1	1.91	2.29	.075	.090		
L2	0.89	1,27	.035	.050	4	
L3	1,14	1,52	.045	.060	5	
ø1	0,	15*	0,	15*		
ø2	25*	35*	25*	35*		

#### LEAD ASSIGNMENTS

## HEXFET


1.- GATE 2.- DRAIN 3.- SOURCE 4.- DRAIN

## I-Pak (TO-251AA) Part Marking Information




Note: 'P' in assembly line position indicates Lead-Free'

SECTION B-B & C-C





OR



### D-Pak (TO-252AA) Tape & Reel Information


Dimensions are shown in millimeters (inches)





#### NOTES :

- 1. CONTROLLING DIMENSION : MILLIMETER.
- 2. ALL DIMENSIONS ARE SHOWN IN MILLIMETERS (INCHES).
  3. OUTLINE CONFORMS TO EIA-481 & EIA-541.



1. OUTLINE CONFORMS TO EIA-481.

#### Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature.
- ② Starting  $T_J = 25$ °C, L = 0.39mH,  $R_G = 25\Omega$ ,  $I_{AS} = 12A$ .
- ③ Pulse width  $\leq 400 \mu s$ ; duty cycle  $\leq 2\%$ .
- junction temperature. Package limitation current is 30A.
- ⑤ When mounted on 1" square PCB (FR-4 or G-10 Material). For recommended footprint and soldering techniques refer to application note #AN-994.

Data and specifications subject to change without notice. This product has been designed and qualified for the Consumer market. Qualification Standards can be found on IR's Web site.



IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105 TAC Fax: (310) 252-7903

Visit us at www.irf.com for sales contact information. 02/06

Note: For the most current drawings please refer to the IR website at: <a href="http://www.irf.com/package/">http://www.irf.com/package/</a>