

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









QUAD NON-PROGRAMMABLE PCM CODEC

DATASHEET

FEATURES

- · 4 channel CODEC with on-chip digital filters
- Selectable A-law or μ-law companding
- Master clock frequency selection: 2.048 MHz, 4.096 MHz or 8.192 MHz
 - Internal timing automatically adjusted based on MCLK and frame sync signal
- Separate PCM and master clocks
- Single PCM port with up to 8.192 MHz data rate (128 time slots)
- Transhybrid balance impedance hardware adjustable via external components
- Transmit gains hardware adjustable via external components
- Low power +5.0 V CMOS technology
- +5.0 V single power supply
- Package available: 32 pin PLCC, 44 pin TQFP


DESCRIPTION

The IDT821024 is a single-chip, four channel PCM CODEC with onchip filters. The device provides analog-to-digital and digital-to-analog conversions and supports both a-law and $\mu-$ law companding. The digital filters in IDT821024 provides the necessary transmit and receive filtering for voice telephone circuit to interface with time-division multiplexed systems. All of the digital filters are performed in digital signal processors operating from an internal clock, which is derived from MCLK. The fixed filters set the transmit and receive gain and frequency response.

In the IDT821024 the PCM data is transmitted to and received from the PCM highway in time slots determined by the individual Frame Sync signals (FSR $_n$ and FSX $_n$, where n = 1-4) at rates from 256 KHz to 8.192 MHz. Both Long and Short Frame Sync modes are available in the IDT821024.


The IDT821024 can be used in digital telecommunication applications such as PBX, Central Office Switch, Digital Telephone and Integrated Voice/Data Access Unit.


FUNCTIONAL BLOCK DIAGRAM





PIN CONFIGURATIONS







PIN DESCRIPTION

Name	I/O	Pin N	umber	Description				
Name	10	PLCC	TQFP	Description				
AGND	-	10	7	Analog Ground. All ground pins should be connected to the ground plane of the circuit board.				
VCCA		8	5	+5 V Analog Power Supply. All power supply pins should be connected to the power plane of the circuit board.				
DGND	-	27	30	Digital Ground. All ground pins should be connected to the ground plane of the circuit board.				
VCCD	-	25	27	+5 V Digital Power Supply. All power supply pins should be connected to the power plane of the circuit board.				
DR	1	24	26	Receive PCM Data Input. The PCM data for Channel 1, 2, 3 and 4 is shifted serially into DR pin by the Receive Frame Sync Signal (FSR) with MSB first. A byte of data for each channel is received every 125 µs at the PCLK rate.				
DX	0	26	28	Transmit PCM Data Output. The PCM data for Channel 1, 2, 3 and 4 is shifted serially out to the DX pin by the Transmit Frame Sync Signal (FSX) with MSB first. A byte of data for each channel is transmitted every 125 µs at the PCLK rate. DX is high impedance between time slots.				
FSR1 FSR2 FSR3 FSR4	1	23 21 19 17	25 23 21 19	Receive Frame Sync Input for Channel 1/2/3/4 This 8kHz signal pulse identifies the receive time slot for Channel N on a system's receive PCM frame. It must be synchronized to PCLK.				
FSX1 FSX2 FSX3 FSX4	ı	22 20 18 16	24 22 20 18	Transmit Frame Sync Input for Channel 1/2/3/4 This 8 kHz signal pulse identifies the transmit time slot for Channel N on a system's transmit PCM frame. It must be synchronized to PCLK.				
IREF	0	9	6	Reference Current. The IREF output is biased at the internal reference voltage. A resistor placed from IREF to ground sets the reference current used by the analog-to-digital converter to encode the signal current present on IINn pin (n is channel number, n = 1 to 4) into digital form.				
VOUT1 VOUT2 VOUT3 VOUT4	0	4 7 11 14	43 2 10 13	Voice Frequency Receiver Output for Channel 1/2/3/4 This is the output of receiver amplifier for Channel N. The received digital data from DR is processed and converted to an analog signal at this pin.				
IIN1 IIN2 IIN3 IIN4	1	5 6 12 13	44 1 11 12	Voice Frequency Transmitter Input for Channel 1/2/3/4 This is the input to the gain setting amplifier in the transmit path for Channel N. The analog voice band voltage signal is applied to this pin through a resistor. This input is a virtual AC ground input, which is biased at the IREF pin.				
MCLK	1	30	35	Master Clock. The Master Clock provides the clock for the DSP. It can be either 2.048 MHz or 4.096 MHz. The IDT821024 determines the MCLK frequency via the FSX inputs and makes the necessary internal adjustments automatically. The MCLK frequency must be an integer multiple of the FSX frequency.				
PCLK	ı	29	34	PCM Clock. The PCM Clock shifts out the PCM data to the DX pin and shifts in PCM data from the DR pin. The PCM clock frequency is an integer multiple of the frame sync frequency. When PCLK is connected to MCLK, the PCM clock can generate the DSP clock as well.				
TSC	0	28	31	Time Slot Control. This open drain output is low active. When the PCM data is transmitted to the DX pin for any of the four channels, this pin will be pulled low.				
Α/μ	ı	15	16	A/μ-Law Selection. When this pin is low, μ-Law is selected; when this pin is high, A-Law is selected. This pin can be connected to VCCD or DGND pin directly.				



PIN DESCRIPTION (cont'd)

Name	I/O	Pin N	umber	Description
ivame	10	PLCC	TQFP	Description
PDN1 PDN2 PDN3 PDN4	1	2 1 32 31	39 38 37 36	Channel 1/2/3/4 Power Down. When this pin is high, Channel N is powered down.
CNF	0	3	41	Capacitor For Noise Filter. This pin should be connected to AGND through a 0.1 µF capacitor.
NC	_		3, 4, 8, 9, 14, 15, 17, 29, 32, 33, 40, 42	No connection

4



FUNCTIONAL DESCRIPTION

The IDT821024 contains four channel PCM CODEC with on chip digital filters. It provides the four-wire solution for the subscriber line circuitry in digital switches. The device converts analog voice signal to digital PCM data, and converts digital PCM data back to analog signal. Digital filters are used to bandlimit the voice signals during the conversion. Either A-law or μ -law is supported by the IDT821024. The law selection is performed by A/μ pin.

The frequency of the master clock (MCLK) can be 2.048 MHz, 4.096 MHz, or 8.192 MHz. Internal circuitry determines the master clock frequency automatically.

The serial PCM data for four channels are time multiplexed via two pins, DX and DR. The time slots of the four channels are determined by the individual Frame Sync signals at rates from 256 kHz to 8.192 MHz. For each channel, the IDT821024 provides a transmit Frame Sync signal and a receive Frame Sync signal.

Each channel of the IDT821024 can be powered down independently to save power consumption. The Channel Power Down Pins PDN1-4 configure channels to be active (power-on) or standby (power-down) separately.

Signal Processing

High performance oversampling Analog-to-Digital Converters (ADC) and Digital-to-Analog Converters (DAC) are used in the IDT821024 to provide the required conversion accuracy. The associated decimation and interpolation filtering are realized with both dedicated hardware and Digital Signal Processor (DSP). The DSP also handles all other necessary functions such as PCM bandpass filtering and sample rate conversion.

Transmit Signal Processing

In the transmit path, the analog input signal is received by the ADC and converted into digital data. The digital output of the oversampling ADC is decimated and sent to the DSP. The transmit filter is implemented in the DSP as a digital bandpass filter. The filtered signal is further decimated and compressed to PCM format.

Transmit PCM Interface

The transmit PCM interface clocks out 1 byte (8 bits) PCM data out of DX pin every 125 μs . The transmit logic, synchronized by the Transmit Frame Sync signal (FSXn), controls the data transmission. The FSXn pulse identifies the transmit time slot of the PCM frame for Channel N. The PCM Data is transmitted serially on DX pin with the Most Significant Bit (MSB) first. When the PCM data is being output on DX pin, the \overline{TSC} signal will be pulled low.

Receive Signal Processing

In the receive path, the PCM code is received at the rate of 8,000 samples per second. The PCM code is expanded and sent to the DSP for interpolation. A receive filter is implemented in the DSP as a digital lowpass filter. The filtered signal is then sent to an oversampling DAC. The DAC output is post-filtered and delivered at VOUT pin by an amplifier. The amplifier can drive resistive load higher than 2 $\ensuremath{\mathrm{K}\Omega}$.

Receive PCM Interface

The receive PCM interface clocks 1 byte (8 bits) PCM data into DR pin every 125 μ s. The receive logic, synchronized by the Receive Frame Sync signal (FSRn), controls the data receiving process. The FSRn pulse identifies the receive time slot of the PCM frame for Channel N. The PCM Data is received serially on DR pin with the Most Significant Bit (MSB) first.

Hardware Gain Setting In Transmit Path

The transmit gain of the IDT821024 for each channel can be set by 2 resistors, $R_{\rm REF}$ and $R_{\rm TXn}$ (as shown in Figure 1), according to the following equation:

$$G_{t} = \frac{3 \times R_{REF}}{R_{TXn}}$$

The receive gain of IDT821024 is fixed and equal to 1.




Figure 1. IDT821024 Transmit Gain Setting for Channel 1



OPERATING THE IDT821024

The following descriptions about operation applies to all four channels of the IDT821024.

Power-on Sequence and Master Clock Configuration

To power on the IDT821024 users should follow this sequence:

- 1. Apply ground;
- 2. Apply VCC, finish signal connections;
- 3. Set PDN1-4 pins high, thus all of the 4 channels are powered down; The master clock (MCLK) frequency of IDT821024 can be configured as 2.048 MHz, 4.096 MHz or 8.192 MHz. Using the Transmit Frame Sync (FSX) inputs, the device determines the MCLK frequency and makes the necessary internal adjustments automatically. The MCLK frequency must be an integer multiple of the Frame Sync frequency.

Operating Modes

There are two operating modes for each transmit or receive channel: standby mode (when the channel is powered down) and normal mode (when the channel is powered on). The mode selection of each channel is done by its corresponding PDN pin. When PDNn is 1, Channel N is in standby mode; when PDNn is 0, Channel N is in normal mode.

In standby mode, all circuits are powered down with the analog outputs placed in high impedance state.

In normal mode, each channel of the IDT821024 is able to transmit and receive both PCM and analog information. The normal mode is used when a telephone call is in progress.

Companding Law Selection

An A/ μ pin is provided by IDT821024 for the companding law selection. When this pin is low, μ -law is selected; when the pin is high, A-law is selected.



ABSOLUTE MAXIMUM RATINGS

Rating	Com'l & Ind'l	Unit
Power Supply Voltage	≤ 6.5	٧
Voltage on Any Pin with Respect to Ground	-0.5 to 5.5	٧
Package Power Dissipation	≤ 600	mW
Storage Temperature	-65 to +150	°C

NOTE: Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

Parameter	Min.	Тур.	Max.	Unit
Operating Temperature	-40		+85	°C
Power Supply Voltage	4.75		5.25	٧

NOTE: MCLK: 2.048 MHz, 4.096 MHz or 8.192 MHz with tolerance of ± 50 ppm

ELECTRICAL CHARACTERISTICS

Digital Interface

Parameter	Description	Min	Tvp	Max	Units	Test Conditions
VIL	Input Low Voltage			0.8	٧	All digital inputs
ViH	Input High Voltage	2.0			V	All digital inputs
Vol	Output Low Voltage			0.4	V	DX, TSC, IL = 14mA
				0.8	٧	All other digital outputs, IL = 4mA.
				0.2	V	All digital pins, IL = 14mA
Vон	Output High Voltage	VDD-0.6			٧	DX, IH = -7 mA, all other outputs, IH = -4 mA
		VDD-0.2			٧	All digital pins, IH = -1mA
lı	Input Current	-10		10	μд	Any digital inputs GND <vin<vdd< td=""></vin<vdd<>
loz	Output Current in High-impedance State	-10		10	μД	DX
G	Input Capacitance			5	pF	

Note: Total current must not exceed absolute maximum ratings.

Power Dissipation

Parameter	Description	Min	Тур	Max	Units	Test Conditions
PD2	Operating Power Dissipation 1		180	240	mW	All channels are active
PD1	Operating Power Dissipation 1		60	90	mW	Only one channel is active
PD0	Standby Power Dissipation		4	10	mW	All channels are powered down with only MCLK present

Note: Power measurements are made at MCLK = 4.096 MHz, outputs unloaded

Analog Interface

Parameter	Description	Min	Тур	Max	Units	Test Conditions
V _{OUT1}	Output Voltage	2.25	2.4	2.6	V	Alternating±zero μ-law PCM code applied to DR.
Vоит2	Output Voltage Swing	3.25			V P-P	RL=2000Ω
Ro	Output Resistance		1	4	Ω	0dBm0, 1020Hz PCM code applied to DR
RL	Load Resistance	2000			Ω	External loading
I _{IR}	Analog Input Current Range		±40		μД	R _{RFF} = 13kΩ
lios	Offset Current Allowed on IIN	-1.6		+1.6	μΑ	
Іоит	VOUT Output Current (F< 3400Hz)	-5		5	mΑ	
lz	Output Leakage Current	-10		10	μΑ	Power down
CL	Load Capacitance			100	pF	External loading



TRANSMISSION CHARACTERISTICS

0dBm0 is defined as 0.6832Vrms for A-law and 0.6778 Vrms for A-law, both for 600 Ω load. Unless otherwise noted, the analog input is a 0 dBm0, 1020 Hz sine wave; the input amplifier is set for unity gain. The digital input is a PCM bit stream equivalent to that obtained by passing a 0 dBm0, 1020 Hz sine wave through an ideal encoder. The output level is $\sin(x)/x$ -corrected. Typical value are tested at VDD = 5V and TA = 25°C.

Absolute Gain

Parameter	Description	Min	Тур	Max	Units	Test Conditions
GXA	Transmit Gain, Absolute					Signal input of 0 dBm0, µ-law or A-law
	0°C to 85°C	-0.25		0.25	dB	
	-40°C	-0.35		0.35	dB	
G _{RA}	Receive Gain, Absolute					Measured relative to 0 dBm0, μ-law or A-law, PCM input of 0
	0°C to 85°C	-0.25		0.25	dB	dBm0 1020 Hz , R_L = 10 k Ω
	-40°C	-0.35		0.35	dB	

Gain Tracking

Parameter	Description	Min	Тур	Max	Units	Test Conditions
GTx	Transmit Gain Tracking					Tested by Sinusoidal Method, μ-law/A-law
	+3 dBm0 to -40 dBm0	-0.10		0.10	dB	,
	-40 dBm0 to -50 dBm0	-0.25		0.50	dB	
	-50 dBm0 to -55 dBm0	-0.50		0.50	dB	
GT _R	Receive Gain Tracking					Tested by Sinusoidal Method, μ-law/A-law
	+3 dBm0 to -40 dBm0	-0.10		0.10	dB	
	-40 dBm0 to -50 dBm0	-0.25		0.50	dB	
	-50 dBm0 to -55 dBm0	-0.50		0.50	dB	

Frequency Response

Parameter	Description	Min	Τνp	Max	Units	Test Conditions
GxR	Transmit Gain, Relative to GKA					
	f = 50 Hz			-40	dB	
	f = 60 Hz			-40	dB	
	f = 300 Hz to 3400 Hz	-0.15		0.15	dB	
	f = 3600 Hz			-0.1	dB	
	f = 4600 Hz and above			-35	dB	
GRR	Receive Gain, Relative to GRA					
	f below 300 Hz			0	dB	
	f = 300 Hz to 3400 Hz	-0.15		0.15	dB	
	f = 3600 Hz	'		-0.2	dB	
	f = 4600 Hz and above			-35	dB	

Group Delay

Parameter	Description	Min	Typ	Max	Units	Test Conditions
Dxa	Transmit Delay, Absolute *			340	μς	
D _{XR}	Transmit Delay, Relative to 1800 Hz f = 500 Hz - 600 Hz f = 600 Hz -1000 Hz f = 1000 Hz - 2600 Hz f = 2600 Hz - 2800 Hz			280 150 80 280	μs μs μs μs	
D _{RA}	Receive Delay, Absolute *			260	μs	
Drr	Receive Delay, Relative to 1800 Hz f = 500 Hz - 600 Hz f = 600 Hz -1000 Hz f = 1000 Hz - 2600 Hz f = 2600 Hz - 2800 Hz			50 80 120 150	μs μs μs μs	

Note*: Minimum value in transmit and receive path.



Distortion

Parameter	Description	Min	Tvp	Max	Units	Test Conditions
STDx	Transmit Signal to Total Distortion Ratio A-law: Input level = 0 dBm0 Input level = -30 dBm0 Input level = -40 dBm0 Input level = -45 dBm0 Input level = -45 dBm0	36 36 30 24			dB dB dB	ITU-T O.132 Sine Wave Method,Psophometric Weighted for Alaw, C Message Weighted for μ-law.
	µ-law: Input level = 0 dBm0 Input level = -30 dBm0 Input level = -40 dBm0 Input level = -45 dBm0	36 36 31 27			dB dB dB dB	
STD _R	Receive Signal to Total Distortion Ratio A-law: Input level = 0 dBm0 Input level = -30 dBm0 Input level = -40 dBm0 Input level = -45 dBm0 Ilaw: Input level = 0 dBm0 Input level = -30 dBm0 Input level = -40 dBm0 Input level = -40 dBm0 Input level = -40 dBm0 Input level = -45 dBm0 Input level = -45 dBm0	36 36 30 24 36 36 31 27			88 88 88 88 88 88 88	ITU-T O.132 Sine Wave Method,Psophometric Weighted for A law;Sine Wave Method,C Message Weighted for µ-law;
SFDx	Single Frequency Distortion, Transmit			-42	dBm0	200 Hz - 3400 Hz, 0 dBm0 input, output any other single frequency ≤ 3400 Hz
SFDR	Single Frequency Distortion, Receive			-42	dBm0	200 Hz - 3400 Hz, 0 dBm0 input, output any other single frequency ≤ 3400 Hz
IMD	Intermodulation Distortion			-42	dBm0	Transmit or receive, two frequencies in the range (300 Hz-3400 Hz) at -6 dBm0

Noise

Parameter	Description	Min	Тур	Max	Units	Test Conditions
Nxc	Transmit Noise, C Message Weighted for IL-law			16	dBmC0	
Nxe	Transmit Noise, Psophometric Weighted for A-law			-68	dBm0p	
Nrc	Receive Noise, C Message Weighted for µ-law			12	dBrnC0	
Nre	Receive Noise, Psophometric Weighted for A-law			-78	dBm0p	
Nrs	Noise, Single Frequency f = 0 kHz - 100 kHz			-53	dBm0	IIN = 0 A, tested at VOUT
PSRx	Power Supply Rejection Transmit f = 300 Hz - 3.4 kHz f = 3.4 kHz - 20 kHz	40 25			dB dB	VDD = 5.0 VDC + 100 mVms
PSRR	Power Supply Rejection Receive f = 300 Hz - 3.4 kHz f = 3.4 kHz - 20 kHz	40 25			dB dB	PCM code is positive one LSB, VDD = 5.0 VDC + 100 mVrms
SOS	Spurious Out-of-Band Signals at VOUT Relative to Input PCM code applied: 4600 Hz – 20 kHz 20 kHz – 50 kHz			-40 -30	dB dB	0 dBm0, 300 Hz – 3400 Hz input



Interchannel Crosstalk

Parameter	Description	Min	Tvp	Max	Units	Test Conditions
XT _{X-R}	Transmit to Receive Crosstalk		-85	-78	dB	300 Hz – 3400 Hz, 0 dBm0 signal into IIN of interfering channel. Idle PCM code into channel under test.
XT _{R-X}	Receive to Transmit Crosstalk		-85	-80	dB	300 Hz – 3400 Hz, 0 dBm0 PCM code into interfering channel. IIN = 0 A for channel under test.
XTx-x	Transmit to Transmit Crosstalk		-85	-78	dB	300 Hz – 3400 Hz, 0 dBm0 signal into IIN of interfering channel. IIN = 0 A for channel under test.
XT _{R-R}	Receive to Receive Crosstalk		-85	-80	dB	300 Hz – 3400 Hz, 0 dBm0 PCM code into interfering channel. Idle PCM code into channel under test.

Intrachannel Crosstalk

Parameter	Description	Min	Tvp	Max	Units	Test Conditions
XTx-R	Transmit to Receive Crosstalk		-80	-70	dB	300 Hz - 3400 Hz, 0 dBm0 signal into IIN, Idle PCM code into DR.
XT _{R-X}	Receive to Transmit Crosstalk		-80	-70	dB	300 Hz - 3400 Hz. 0 dBm0 PCM code into DR. IIN = 0 A.



TIMING CHARACTERISTICS

Clock

Parameter	Description	Min	Typ	Max	Units	Test Conditions
t1	PCLK Duty Cycle	40		60	%	PCLK=512kHz to 8.192MHz
t2	PCLK Rise and Fall Time			25	ns	PCLK=512kHz to 8.192MHz
t3	MCLK Duty Cycle	40		60	%	MCLK=2.048Hz,4.096MHz
						or 8.192MHz
t4	MCLK Rise and Fall Time			15	ns	MCLK=2.048Hz,4.096MHz
						or 8.192MHz
t5	PCLK Clock Period	244			ns	PCLK=512kHz to 8.192MHz

Transmit

Parameter	Description	Min	Typ	Max	Units	Test Conditions
t11	Data Output Delay Time (for Short	5		70	ns	
	Frame Sync Mode)					
t12	Data Hold Time	5		70	ns	
t13	Data Delay to High-Z	50		220 t5+70	ns	
t14	Frame sync Hold Time	50			ns	
t15	Frame sync High Setup Time	55		t5-50	ns	
t16	TSC Enable Delay Time(for Short Frame Sync Mode)	5		80	ns	
t17	TSC Disable Delay Time	50		220 t5+70	ns	
t18	Data Output Delay Time(for Long Frame Sync Mode)	5		40	ns	
t19	TSC Enable Delay Time(for Long Frame Svnc Mode)	5		40	ns	
t21	Receive Data Setup Time	25			ns	
t22	Receive Data Hold Time	5			ns	

Note: Timing parameter t13 is referenced to a high-impedance state.




Figure 2. MCLK Timing






Figure 3. PCM Interface Timing for Short Frame Mode





Figure 4. PCM Interface Timing for Long Frame Mode



ORDERING INFORMATION



Data Sheet Document History

01/16/2002 pgs. 4, 5 02/21/2002 pgs. 1-4, 13 09/10/2002 pg. 8 01/08/2003 pgs. 1, 13 04/03/2003 pg. 1

06/25/2014 821024PP package Product Discontinuation Notice - Last time buy expires 7/26/14, PDN CQ-13-01

Changed Datasheet format Added Contacts page



Corporate Headquarters

6024 Silver Creek Valley Road San Jose, California 95138

Sales

800-345-7015 or +408-284-8200 Fax: 408-284-2775 www.IDT.com

Technical Support

email: clocks@idt.com

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.

Copyright 2014. All rights reserved.