



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





16(+1) Channel
High-Density T1/E1/J1
Line Interface Unit
IDT82P2816

Version 3
February 6, 2009

6024 Silver Creek Valley Road, San Jose, California 95138
Telephone: 1-800-345-7015 or 408-284-8200 • TWX: 910-338-2070 • FAX: 408-284-2775
Printed in U.S.A.
© 2009 Integrated Device Technology, Inc.

DISCLAIMER

Integrated Device Technology, Inc. reserves the right to make changes to its products or specifications at any time, without notice, in order to improve design or performance and to supply the best possible product. IDT does not assume any responsibility for use of any circuitry described other than the circuitry embodied in an IDT product. The Company makes no representations that circuitry described herein is free from patent infringement or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent, patent rights or other rights, of Integrated Device Technology, Inc.

LIFE SUPPORT POLICY

Integrated Device Technology's products are not authorized for use as critical components in life support devices or systems unless a specific written agreement pertaining to such intended use is executed between the manufacturer and an officer of IDT.

1. Life support devices or systems are devices or systems which (a) are intended for surgical implant into the body or (b) support or sustain life and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
 2. A critical component is any components of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.
-



Table of Contents

TABLE OF CONTENTS	3
LIST OF TABLES	7
LIST OF FIGURES	8
FEATURES	10
APPLICATIONS.....	11
DESCRIPTION.....	11
BLOCK DIAGRAM	12
1 PIN ASSIGNMENT	13
2 PIN DESCRIPTION	14
3 FUNCTIONAL DESCRIPTION	24
3.1 T1 / E1 / J1 MODE SELECTION	24
3.2 RECEIVE PATH	24
3.2.1 Rx Termination	24
3.2.1.1 Receive Differential Mode	24
3.2.1.2 Receive Single Ended Mode	26
3.2.2 Equalizer	27
3.2.2.1 Line Monitor	27
3.2.2.2 Receive Sensitivity	27
3.2.3 Slicer	28
3.2.4 Rx Clock & Data Recovery	28
3.2.5 Decoder	28
3.2.6 Receive System Interface	28
3.2.7 Receiver Power Down	29
3.3 TRANSMIT PATH	29
3.3.1 Transmit System Interface	29
3.3.2 Tx Clock Recovery	30
3.3.3 Encoder	30
3.3.4 Waveform Shaper	30
3.3.4.1 Preset Waveform Template	30
3.3.4.2 User-Programmable Arbitrary Waveform	32
3.3.5 Line Driver	34
3.3.5.1 Transmit Over Current Protection	34
3.3.6 Tx Termination	34
3.3.6.1 Transmit Differential Mode	34
3.3.6.2 Transmit Single Ended Mode	35
3.3.7 Transmitter Power Down	36
3.3.8 Output High-Z on TTIP and TRING	36
3.4 JITTER ATTENUATOR (RJA & TJA)	37

3.5	DIAGNOSTIC FACILITIES	38
3.5.1	Bipolar Violation (BPV) / Code Violation (CV) Detection and BPV Insertion	38
3.5.1.1	Bipolar Violation (BPV) / Code Violation (CV) Detection	38
3.5.1.2	Bipolar Violation (BPV) Insertion	38
3.5.2	Excessive Zeroes (EXZ) Detection	38
3.5.3	Loss of Signal (LOS) Detection	39
3.5.3.1	Line LOS (LLOS)	39
3.5.3.2	System LOS (SLOS)	40
3.5.3.3	Transmit LOS (TLOS)	41
3.5.4	Alarm Indication Signal (AIS) Detection and Generation	42
3.5.4.1	Alarm Indication Signal (AIS) Detection	42
3.5.4.2	(Alarm Indication Signal) AIS Generation	42
3.5.5	PRBS, QRSS, ARB and IB Pattern Generation and Detection	43
3.5.5.1	Pattern Generation	43
3.5.5.2	Pattern Detection	44
3.5.6	Error Counter	45
3.5.6.1	Automatic Error Counter Updating	45
3.5.6.2	Manual Error Counter Updating	46
3.5.7	Receive /Transmit Multiplex Function (RMF / TMF) Indication	47
3.5.7.1	RMFn Indication	47
3.5.7.2	TMFn Indication	48
3.5.8	Loopback	49
3.5.8.1	Analog Loopback	49
3.5.8.2	Remote Loopback	50
3.5.8.3	Digital Loopback	51
3.5.8.4	Dual Loopback	52
3.5.9	Channel 0 Monitoring	54
3.5.9.1	G.772 Monitoring	54
3.5.9.2	Jitter Measurement (JM)	55
3.6	CLOCK INPUTS AND OUTPUTS	56
3.6.1	Free Running Clock Outputs on CLKT1/CLKE1	56
3.6.2	Clock Outputs on REFA/REFB	57
3.6.2.1	REFA/REFB in Clock Recovery Mode	57
3.6.2.2	Frequency Synthesizer for REFA Clock Output	57
3.6.2.3	Free Run Mode for REFA Clock Output	57
3.6.2.4	REFA/REFB Driven by External CLKA/CLKB Input	57
3.6.2.5	REFA and REFB in Loss of Signal (LOS) or Loss of Clock Condition	57
3.6.3	MCLK, Master Clock Input	61
3.6.4	XCLK, Internal Reference Clock Input	61
3.7	INTERRUPT SUMMARY	62
4	MISCELLANEOUS	64
4.1	RESET	64
4.1.1	Power-On Reset	65
4.1.2	Hardware Reset	65
4.1.3	Global Software Reset	65

4.1.4	Per-Channel Software Reset	65
4.2	MICROPROCESSOR INTERFACE	65
4.3	POWER UP	66
4.4	HITLESS PROTECTION SWITCHING (HPS) SUMMARY	66
5	PROGRAMMING INFORMATION	69
5.1	REGISTER MAP	69
5.1.1	Global Register	69
5.1.2	Per-Channel Register	70
5.2	REGISTER DESCRIPTION	73
5.2.1	Global Register	73
5.2.2	Per-Channel Register	81
6	JTAG	113
6.1	JTAG INSTRUCTION REGISTER (IR)	113
6.2	JTAG DATA REGISTER	113
6.2.1	Device Identification Register (IDR)	113
6.2.2	Bypass Register (BYP)	113
6.2.3	Boundary Scan Register (BSR)	113
6.3	TEST ACCESS PORT (TAP) CONTROLLER	113
7	THERMAL MANAGEMENT	115
7.1	JUNCTION TEMPERATURE	115
7.2	EXAMPLE OF JUNCTION TEMPERATURE CALCULATION	115
7.3	HEATSINK EVALUATION	115
8	PHYSICAL AND ELECTRICAL SPECIFICATIONS	116
8.1	ABSOLUTE MAXIMUM RATINGS	116
8.2	RECOMMENDED OPERATING CONDITIONS	117
8.3	DEVICE POWER CONSUMPTION AND DISSIPATION (TYPICAL) 1	118
8.4	DEVICE POWER CONSUMPTION AND DISSIPATION (MAXIMUM) 1	119
8.5	D.C. CHARACTERISTICS	120
8.6	E1 RECEIVER ELECTRICAL CHARACTERISTICS	121
8.7	T1/J1 RECEIVER ELECTRICAL CHARACTERISTICS	122
8.8	E1 TRANSMITTER ELECTRICAL CHARACTERISTICS	123
8.9	T1/J1 TRANSMITTER ELECTRICAL CHARACTERISTICS	124
8.10	TRANSMITTER AND RECEIVER TIMING CHARACTERISTICS	125
8.11	CLKE1 TIMING CHARACTERISTICS	127
8.12	JITTER ATTENUATION CHARACTERISTICS	128
8.13	MICROPROCESSOR INTERFACE TIMING	131
8.13.1	Serial Microprocessor Interface	131
8.13.2	Parallel Motorola Non-Multiplexed Microprocessor Interface	133
8.13.2.1	Read Cycle Specification	133
8.13.2.2	Write Cycle Specification	134
8.13.3	Parallel Intel Non-Multiplexed Microprocessor Interface	135
8.13.3.1	Read Cycle Specification	135
8.13.3.2	Write Cycle Specification	136

8.13.4	Parallel Motorola Multiplexed Microprocessor Interface	137
8.13.4.1	Read Cycle Specification	137
8.13.4.2	Write Cycle Specification	138
8.13.5	Parallel Intel Multiplexed Microprocessor Interface	139
8.13.5.1	Read Cycle Specification	139
8.13.5.2	Write Cycle Specification	140
8.14	JTAG TIMING CHARACTERISTICS	141
GLOSSARY	142
INDEX	144
ORDERING INFORMATION	146



List of Tables

Table-1	Operation Mode Selection	24
Table-2	Impedance Matching Value in Receive Differential Mode	25
Table-3	Multiplex Pin Used in Receive System Interface	28
Table-4	Multiplex Pin Used in Transmit System Interface	30
Table-5	PULS[3:0] Setting in T1/J1 Mode	31
Table-6	PULS[3:0] Setting in E1 Mode	31
Table-7	Transmit Waveform Value for T1 0 ~ 133 ft	33
Table-8	Transmit Waveform Value for T1 133 ~ 266 ft	33
Table-9	Transmit Waveform Value for T1 266 ~ 399 ft	33
Table-10	Transmit Waveform Value for T1 399 ~ 533 ft	33
Table-11	Transmit Waveform Value for T1 533 ~ 655 ft	33
Table-12	Transmit Waveform Value for E1 75 ohm	33
Table-13	Transmit Waveform Value for E1 120 ohm	33
Table-14	Transmit Waveform Value for J1 0 ~ 655 ft	33
Table-15	Impedance Matching Value in Transmit Differential Mode	34
Table-16	EXZ Definition	38
Table-17	LLOS Criteria	39
Table-18	SLOS Criteria	40
Table-19	TLOS Detection Between Two Channels	41
Table-20	AIS Criteria	42
Table-21	RMFn Indication	47
Table-22	TMFn Indication	48
Table-23	Clock Output on CLK1	56
Table-24	Clock Output on CLKE1	56
Table-25	Interrupt Summary	62
Table-26	After Reset Effect Summary	64
Table-27	Microprocessor Interface	65



List of Figures

Figure-1	Functional Block Diagram	12
Figure-2	416-Pin PBGA (Top View)	13
Figure-3	Switch between Impedance Matching Modes	24
Figure-4	Receive Differential Line Interface with Twisted Pair Cable (with transformer)	25
Figure-5	Receive Differential Line Interface with Coaxial Cable (with transformer)	25
Figure-6	Receive Differential Line Interface with Twisted Pair Cable (transformer-less, non standard compliant)	26
Figure-7	Receive Single Ended Line Interface with Coaxial Cable (with transformer)	26
Figure-8	Receive Single Ended Line Interface with Coaxial Cable (transformer-less, non standard compliant)	26
Figure-9	Receive Path Monitoring	27
Figure-10	Transmit Path Monitoring	27
Figure-11	DSX-1 Waveform Template	30
Figure-12	T1 Waveform Template Measurement Circuit	30
Figure-13	E1 Waveform Template	31
Figure-14	E1 Waveform Template Measurement Circuit	31
Figure-15	Transmit Differential Line Interface with Twisted Pair Cable (with Transformer)	35
Figure-16	Transmit Differential Line Interface with Coaxial Cable (with transformer)	35
Figure-17	Transmit Differential Line Interface with Twisted Pair Cable (transformer-less, non standard compliant)	35
Figure-18	Transmit Single Ended Line Interface with Coaxial Cable (with transformer)	35
Figure-19	Jitter Attenuator	37
Figure-20	LLOS Indication on Pins	39
Figure-21	TLOS Detection Between Two Channels	41
Figure-22	Pattern Generation (1)	43
Figure-23	Pattern Generation (2)	43
Figure-24	PRBS / ARB Detection	44
Figure-25	IB Detection	45
Figure-26	Automatic Error Counter Updating	46
Figure-27	Manual Error Counter Updating	46
Figure-28	Priority Of Diagnostic Facilities During Analog Loopback	49
Figure-29	Priority Of Diagnostic Facilities During Manual Remote Loopback	50
Figure-30	Priority Of Diagnostic Facilities During Digital Loopback	51
Figure-31	Priority Of Diagnostic Facilities During Manual Remote Loopback + Manual Digital Loopback	53
Figure-32	Priority Of Diagnostic Facilities During Manual Remote Loopback + Automatic Digital Loopback	53
Figure-33	G.772 Monitoring	54
Figure-34	Automatic JM Updating	55
Figure-35	Manual JM Updating	55
Figure-36	REFA Output Options in Normal Operation	58
Figure-37	REFB Output Options in Normal Operation	59
Figure-38	REFA Output in LLOS Condition (When RCLKn Is Selected)	59
Figure-39	REFA Output in No CLKA Condition (When CLKA Is Selected)	60
Figure-40	Interrupt Service Process	63
Figure-41	Reset	64
Figure-42	1+1 HPS Scheme, Differential Interface (Shared Common Transformer)	66
Figure-43	1:1 HPS Scheme, Differential Interface (Individual Transformer)	67
Figure-44	1+1 HPS Scheme, E1 75 ohm Single-Ended Interface (Shared Common Transformer)	68
Figure-45	JTAG Architecture	113
Figure-46	JTAG State Diagram	114
Figure-47	Transmit Clock Timing Diagram	126
Figure-48	Receive Clock Timing Diagram	126

Figure-49	CLKE1 Clock Timing Diagram	127
Figure-50	E1 Jitter Tolerance Performance	129
Figure-51	T1/J1 Jitter Tolerance Performance	129
Figure-52	E1 Jitter Transfer Performance	130
Figure-53	T1/J1 Jitter Transfer Performance	130
Figure-54	Read Operation in Serial Microprocessor Interface	131
Figure-55	Write Operation in Serial Microprocessor Interface	131
Figure-56	Timing Diagram	132
Figure-57	Parallel Motorola Non-Multiplexed Microprocessor Interface Read Cycle	133
Figure-58	Parallel Motorola Non-Multiplexed Microprocessor Interface Write Cycle	134
Figure-59	Parallel Intel Non-Multiplexed Microprocessor Interface Read Cycle	135
Figure-60	Parallel Intel Non-Multiplexed Microprocessor Interface Write Cycle	136
Figure-61	Parallel Motorola Multiplexed Microprocessor Interface Read Cycle	137
Figure-62	Parallel Motorola Multiplexed Microprocessor Interface Write Cycle	138
Figure-63	Parallel Intel Multiplexed Microprocessor Interface Read Cycle	139
Figure-64	Parallel Intel Multiplexed Microprocessor Interface Write Cycle	140
Figure-65	JTAG Timing	141



16(+1) Channel High-Density T1/E1/J1 Line Interface Unit

IDT82P2816

FEATURES

- ◆ **Integrates 16+1 channels T1/E1/J1 short haul line interface units for 100 Ω T1, 120 Ω E1, 110 Ω J1 twisted pair cable and 75 Ω E1 coaxial cable applications**
 - ◆ **Per-channel configurable Line Interface options**
 - Supports various line interface options
 - *Differential and Single Ended line interfaces*
 - *true Single Ended termination on primary and secondary side of transformer for E1 75 Ω coaxial cable applications*
 - *transformer-less for Differential interfaces*
 - Fully integrated and software selectable receive and transmit termination
 - *Option 1: Fully Internal Impedance Matching with integrated receive termination resistor*
 - *Option 2: Partially Internal Impedance Matching with common external resistor for improved device power dissipation*
 - *Option 3: External impedance Matching termination*
 - Supports global configuration and per-channel configuration to T1, E1 or J1 mode
 - ◆ **Per-channel programmable features**
 - Provides T1/E1/J1 short haul waveform templates and user-programmable arbitrary waveform templates
 - Provides two JAs (Jitter Attenuator) for each channel of receiver and transmitter
 - Supports AMI/B8ZS (for T1/J1) and AMI/HDB3 (for E1) encoding and decoding
 - ◆ **Per-channel System Interface options**
 - Supports Single Rail, Dual Rail with clock or without clock and sliced system interface
 - Integrated Clock Recovery for the transmit interface to recover transmit clock from system transmit data
 - ◆ **Per-channel system and diagnostic functions**
 - Provides transmit driver over-current detection and protection with optional automatic high impedance of transmit interface
 - Detects and generates PRBS (Pseudo Random Bit Sequence), ARB (Arbitrary Pattern) and IB (Inband Loopback) in either receive or transmit direction
 - Provides defect and alarm detection in both receive and transmit directions.
 - *Defects include BPV (Bipolar Violation) /CV (Code Violation) and EXZ (Excessive Zeroes)*
 - *Alarms include LLOS (Line LOS), SLOS (System LOS), TLOS (Transmit LOS) and AIS (Alarm Indication Signal)*
 - Programmable LLOS detection /clear levels. Compliant with ITU and ANSI specifications
 - Various pattern, defect and alarm reporting options
 - *Serial hardware LLOS reporting (LLOS, LLOS0) for all 17 channels*
 - *Configurable per-channel hardware reporting with RMF/TMF (Receive /Transmit Multiplex Function)*
 - *Register access to individual registers or 16-bit error counters*
 - Supports Analog Loopback, Digital Loopback and Remote Loopback
 - Supports T1.102 line monitor
- ◆ **Channel 0 monitoring options**
 - Channel 0 can be configured as monitoring channel or regular channel to increase capacity
 - Supports all internal G.772 Monitoring for Non-Intrusive Monitoring of any of the 16 channels of receiver or transmitter
 - Jitter Measurement per ITU O.171
 - ◆ **Hitless Protection Switching (HPS) without external Relays**
 - Supports 1+1 and 1:1 hitless protection switching
 - Asynchronous hardware control (OE, RIM) for fast global high impedance of receiver and transmitter (hot switching between working and backup board)
 - High impedance transmitter and receiver while powered down
 - Per-channel register control for high impedance, independent for receiver and transmitter
 - ◆ **Clock Inputs and Outputs**
 - Flexible master clock (N x 1.544 MHz or N x 2.048 MHz) ($1 \leq N \leq 8$, N is an integer number)
 - Two selectable reference clock outputs
 - *from the recovered clock of any of the 17 channels*
 - *from external clock input*
 - *from device master clock*
 - Integrated clock synthesizer can multiply or divide the reference clock to a wide range of frequencies: 8 KHz, 64 KHz, 2.048 MHz, 4.096 MHz, 8.192 MHz, 19.44 MHz and 32.768 MHz
 - Cascading is provided to select a single reference clock from multiple devices without the need for any external logic
 - ◆ **Microprocessor Interface**
 - Supports Serial microprocessor interface and Parallel Intel / Motorola Non-Multiplexed /Multiplexed microprocessor interface
 - ◆ **Other Key Features**
 - IEEE1149.1 JTAG boundary scan
 - Two general purpose I/O pins
 - 3.3 V I/O with 5 V tolerant inputs
 - 3.3 V and 1.8 V power supply
 - Package: 416-pin PBGA (27 mm X 27 mm)
 - ◆ **Applicable Standards**
 - AT&T Pub 62411 Accunet T1.5 Service
 - ANSI T1.102, T1.403 and T1.231
 - Bellcore TR-TSY-000009, GR-253-CORE and GR-499-CORE
 - ETSI CTR12/13
 - ETS 300166 and ETS 300 233
 - G.703, G.735, G.736, G.742, G.772, G.775, G.783 and G.823
 - O.161
 - ITU I.431 and ITU O.171

APPLICATIONS

- ◆ SDH/SONET multiplexers
- ◆ Central office or PBX (Private Branch Exchange)
- ◆ Digital access cross connects
- ◆ Remote wireless modules
- ◆ Microwave transmission systems

DESCRIPTION

The IDT82P2816 is a 16+1 channels high-density T1/E1/J1 short haul Line Interface Unit. Each channel of the IDT82P2816 can be independently configured. The configuration is performed through a Serial or Parallel Intel/Motorola Non-Multiplexed /Multiplexed microprocessor interface.

In the receive path, through a Single Ended or Differential line interface, the received signal is processed by an adaptive Equalizer and then sent to a Slicer. Clock and data are recovered from the digital pulses output from the Slicer. After passing through an enabled or disabled Receive Jitter Attenuator, the recovered data is decoded using B8ZS/AMI/HDB3 line code rule in Single Rail NRZ Format mode and output to the system, or output to the system without decoding in Dual Rail NRZ Format mode and Dual Rail RZ Format mode.

In the transmit path, the data to be transmitted is input on TDn in Single Rail NRZ Format mode or TDPn/TDNn in Dual Rail NRZ Format mode and Dual Rail RZ Format mode, and is sampled by a transmit reference clock. The clock can be supplied externally from TCLKn or recovered from the input transmit data by an internal Clock Recovery. A selectable JA in Tx path is used to de-jitter gapped clocks. To meet T1/E1/J1 waveform standards, five preset T1 templates and two E1 templates, as well as an arbitrary waveform generator are provided. The data through the Waveform Shaper, the Line Driver and the Tx Transmitter is output on TTIPn and TRINGn.

Alarms (including LOS, AIS) and defects (including BPV, EXZ) are detected in both receive line side and transmit system side. AIS alarm, PRBS, ARB and IB patterns can be generated /detected in receive /transmit direction for testing purpose. Analog Loopback, Digital Loopback and Remote Loopback are all integrated for diagnostics.

Channel 0 is a special channel. Besides normal operation as the other 16 channels, channel 0 also supports G.772 Monitoring and Jitter Measurement per ITU O.171.

A line monitor function per T1.102 is available to provide a Non-Intrusive Monitoring of channels of other devices.

JTAG per IEEE 1149.1 is also supported by the IDT82P2816.

BLOCK DIAGRAM




Figure-1 Functional Block Diagram

1 PIN ASSIGNMENT




Figure-2 416-Pin PBGA (Top View)

2 PIN DESCRIPTION

Name	I/O	Pin No. ¹	Description
Line Interface			
RTIPn RRINGn (n=0~16)	Input	K4, M3, P4, T3, V4, V24, T23, P24, M23, K24, H23, F24, C24, D5, C3, F4, H3 J4, L3, N4, R3, U4, U24, R23, N24, L23, J24, G23, E24, C23, D6, C4, E4, G3	<p>RTIPn / RRINGn: Receive Bipolar Tip/Ring for Channel 0 ~ 16</p> <p>The receive line interface supports both Receive Differential mode and Receive Single Ended mode.</p> <p>In Receive Differential mode, the received signal is coupled into RTIPn and RRINGn via a 1:1 transformer or without a transformer (transformer-less).</p> <p>In Receive Single Ended mode, RRINGn should be left open. The received signal is input on RTIPn via a 2:1 (step down) transformer or without a transformer (transformer-less).</p> <p>These pins will become High-Z globally or channel specific in the following conditions:</p> <ul style="list-style-type: none"> • Global High-Z: <ul style="list-style-type: none"> - Connecting the RIM pin to low; - Loss of MCLK - During and after power-on reset, hardware reset or global software reset; • Per-channel High-Z <ul style="list-style-type: none"> - Receiver power down by writing '1' to the R_OFF bit (b5, RCF0,...)
TTIPn TRINGn (n=0~16)	Output	K1, M1, P1, T1, V1, V26, T26, P26, M26, K26, H26, F26, A24, A5, A3, F1, H1 J1, L1, N1, R1, U1, U26, R26, N26, L26, J26, G26, E26, A23, A6, A4, E1, G1	<p>TTIPn / TRINGn: Transmit Bipolar Tip /Ring for Channel 0 ~ 16</p> <p>The transmit line interface supports both Transmit Differential mode and Transmit Single Ended mode.</p> <p>In Transmit Differential mode, TTIPn outputs a positive differential pulse while TRINGn outputs a negative differential pulse. The pulses are coupled to the line side via a 1:2 (step up) transformer or without a transformer (transformer-less).</p> <p>In Transmit Single Ended mode, TRINGn should be left open (it is shorted to ground internally). The signal presented at TTIPn is output to the line side via a 1:2 (step up) transformer.</p> <p>These pins will become High-Z globally or channel specific in the following conditions:</p> <ul style="list-style-type: none"> • Global High-Z: <ul style="list-style-type: none"> - Connecting the OE pin to low; - Loss of MCLK; - During and after power-on reset, hardware reset or global software reset; • Per-channel High-Z <ul style="list-style-type: none"> - Writing '0' to the OE bit (b6, TCF0,...) ²; - Loss of TCLKn in Transmit Single Rail NRZ Format mode or Transmit Dual Rail NRZ Format mode, except that the channel is in Remote Loopback or transmit internal pattern with XCLK ³; - Transmitter power down by writing '1' to the T_OFF bit (b5, TCF0,...); - Per-channel software reset; - The THZ_OC bit (b4, TCF0,...) is set to '1' and the transmit driver over-current is detected. <p>Refer to Section 3.3.8 Output High-Z on TTIP and TRING for details.</p>

Note:

1. The pin number of the pins with the footnote 'n' is listed in order of channel (CH0 ~ CH16).
2. The content in the brackets indicates the position and the register name of the preceding bit. After the register name, if the punctuation '...' is followed, this bit is in a per-channel register. If there is no punctuation following the address, this bit is in a global register or in a channel 0 only register. The addresses and details are included in Chapter 5 Programming Information.
3. XCLK is derived from MCLK. It is 1.544 MHz in T1/J1 mode or 2.048 MHz in E1 mode.

Name	I / O	Pin No.	Description
System Interface			
RDn / RDPn (n=0~16)	Output	AD6, Y4, AB3, AD2, AD4, AE23, AD24, AB24, Y25, B21, A19, D18, C16, B14, A12, A10, C9	<p>RDn: Receive Data for Channel 0 ~ 16 When the receive system interface is configured to Single Rail NRZ Format mode, this multiplex pin is used as RDn. The decoded NRZ data is updated on the active edge of RCLKn. The active level on RDn is selected by the RD_INV bit (b3, RCF1,...). When the receiver is powered down, RDn will be in High-Z state or low, as selected by the RHZ bit (b6, RCF0,...).</p> <p>RDPn: Positive Receive Data for Channel 0 ~ 16 When the receive system interface is configured to Dual Rail NRZ Format mode, Dual Rail RZ Format mode or Dual Rail Sliced mode, this multiplex pin is used as RDPn. In Receive Dual Rail NRZ Format mode, the un-decoded NRZ data is output on RDPn and RDNn and updated on the active edge of RCLKn. In Receive Dual Rail RZ Format mode, the un-decoded RZ data is output on RDPn and RDNn and updated on the active edge of RCLKn. In Receive Dual Rail Sliced mode, the raw RZ sliced data is output on RDPn and RDNn. For Receive Differential line interface, an active level on RDPn indicates the receipt of a positive pulse on RTIPn and a negative pulse on RRINGn; while an active level on RDNn indicates the receipt of a negative pulse on RTIPn and a positive pulse on RRINGn. For Receive Single Ended line interface, an active level on RDPn indicates the receipt of a positive pulse on RTIPn; while an active level on RDNn indicates the receipt of a negative pulse on RTIPn. The active level on RDPn and RDNn is selected by the RD_INV bit (b3, RCF1,...). When the receiver is powered down, RDPn and RDNn will be in High-Z state or low, as selected by the RHZ bit (b6, RCF0,...).</p>
RDNn / RMFn (n=0~16)	Output	AC6, AA1, AB4, AF3, AF5, AD23, AC26, AB23, Y24, A21, D20, C18, B16, A14, C13, B11, B9	<p>RDNn: Negative Receive Data for Channel 0 ~ 16 When the receive system interface is configured to Dual Rail NRZ Format mode, Dual Rail RZ Format mode or Dual Rail Sliced mode, this multiplex pin is used as RDNn. (Refer to the description of RDPn for details).</p> <p>RMFn: Receive Multiplex Function for Channel 0 ~ 16 When the receive system interface is configured to Single Rail NRZ Format mode, this multiplex pin is used as RMFn. RMFn is configured by the RMF_DEF[2:0] bits (b7~5, RCF1,...) and can indicate PRBS/ARB, LAIS, LEXZ, LBPV, LEXZ+LBPV, LLOS, output recovered clock (RCLK) or XOR output of positive and negative sliced data. Refer to Section 3.5.7.1 RMFn Indication for details. The output on RMFn is updated on the active edge of RCLKn. The active level of RMFn is always high. When the receiver is powered down, RMFn will be in High-Z state or low, as selected by the RHZ bit (b6, RCF0,...).</p>

Name	I / O	Pin No.	Description
RCLKn / RMFn (n=0~16)	Output	AF7, AA2, AC1, AE3, AE5, AF24, AC25, AA26, Y23, B22, C20, B18, A16, C15, B13, A11, A9	<p>RCLKn: Receive Clock for Channel 0 ~ 16 When the receive system interface is configured to Single Rail NRZ Format mode, Dual Rail NRZ Format mode or Dual Rail RZ Format mode, this multiplex pin is used as RCLKn. RCLKn outputs a 1.544 MHz (in T1/J1 mode) or 2.048 MHz (in E1 mode) clock which is recovered from the received signal. The data output on RDn and RMFn (in Receive Single Rail NRZ Format mode) or RDPn/RDNn (in Receive Dual Rail NRZ Format mode, Receive Dual Rail RZ Format mode and Receive Dual Rail Sliced) is updated on the active edge of RCLKn. The active edge is selected by the RCK_ES bit (b4, RCF1,...). In LLOS condition, RCLKn output high or XCLK, as selected by the RCKH bit (b7, RCF0,...) (refer to Section 3.5.3.1 Line LOS (LLOS) for details). When the receiver is powered down, RCLKn will be in High-Z state or low, as selected by the RHZ bit (b6, RCF0,...).</p> <p>RMFn: Receive Multiplex Function for Channel 0 ~ 16 When the receive system interface is configured to Dual Rail Sliced mode, this multiplex pin is used as RMFn. (Refer to the description of RMFn of the RDNn/RMFn multiplex pin for details).</p>
LLOS	Output	AD19	<p>LLOS: Receive Line Loss Of Signal LLOS synchronizes with the output of CLKE1 and can indicate the LLOS (Line LOS) status of all 17 channels in a serial format. When the clock output on CLKE1 is enabled, LLOS indicates the LLOS status of the 17 channels in a serial format and repeats every seventeen cycles. Channel 0 is positioned by LLOS0. Refer to the description of LLOS0 below for details. LLOS is updated on the rising edge of CLKE1 and is always active high. When the clock output of CLKE1 is disabled, LLOS will be held in High-Z state. (Refer to Section 3.5.3.1 Line LOS (LLOS) for details.)</p>
LLOS0	Output	AC19	<p>LLOS0: Receive Line Loss Of Signal for Channel 0 LLOS0 can indicate the position of channel 0 on the LLOS pin. When the clock output on CLKE1 is enabled, LLOS0 pulses high for one CLKE1 clock cycle to indicate the position of channel 0 on the LLOS pin. When CLKE1 outputs 8 KHz clock, LLOS0 pulses high for one 8 KHz clock cycle (125 μs) every seventeen 8 KHz clock cycles; when CLKE1 outputs 2.048 MHz clock, LLOS0 pulses high for one 2.048 MHz clock cycle (488 ns) every seventeen 2.048 MHz clock cycles. LLOS0 is updated on the rising edge of CLKE1. When the clock output on CLKE1 is disabled, LLOS0 will be held in High-Z state. (Refer to Section 3.5.3.1 Line LOS (LLOS) for details.)</p>

Name	I / O	Pin No.	Description																				
TDn / TDPn (n=0~16)	Input	AD5, Y1, AA3, AC2, AD3, AF22, AE24, AC24, AA25, B20, A18, C17, B15, A13, D12, D10, C8	<p>TDn: Transmit Data for Channel 0 ~ 16 When the transmit system interface is configured to Single Rail NRZ Format mode, this multiplex pin is used as TDn. TDn accepts Single Rail NRZ data. The data is sampled into the device on the active edge of TCLKn. The active level on TDn is selected by the TD_INV bit (b3, TCF1,...).</p> <p>TDPn: Positive Transmit Data for Channel 0 ~ 16 When the transmit system interface is configured to Dual Rail NRZ Format mode or Dual Rail RZ Format mode, this multiplex pin is used as TDPn. In Transmit Dual Rail NRZ Format mode, the pre-encoded NRZ data is input on TDPn and TDNn and sampled on the active edge of TCLKn. In Transmit Dual Rail RZ Format mode, the pre-encoded RZ data is input on TDPn and TDNn. The line code is as follows (when the TD_INV bit (b3, TCF1,...) is '0'):</p> <table border="1"> <thead> <tr> <th>TDPn</th> <th>TDNn</th> <th>Output Pulse on TTIPn</th> <th>Output Pulse on TRINGn *</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>Space</td> <td>Space</td> </tr> <tr> <td>0</td> <td>1</td> <td>Negative Pulse</td> <td>Positive Pulse</td> </tr> <tr> <td>1</td> <td>0</td> <td>Positive Pulse</td> <td>Negative Pulse</td> </tr> <tr> <td>1</td> <td>1</td> <td>Space</td> <td>Space</td> </tr> </tbody> </table> <p>Note: * For Transmit Single Ended line interface, TRINGn should be open.</p> <p>The active level on TDPn and TDNn is selected by the TD_INV bit (b3, TCF1,...).</p>	TDPn	TDNn	Output Pulse on TTIPn	Output Pulse on TRINGn *	0	0	Space	Space	0	1	Negative Pulse	Positive Pulse	1	0	Positive Pulse	Negative Pulse	1	1	Space	Space
TDPn	TDNn	Output Pulse on TTIPn	Output Pulse on TRINGn *																				
0	0	Space	Space																				
0	1	Negative Pulse	Positive Pulse																				
1	0	Positive Pulse	Negative Pulse																				
1	1	Space	Space																				
TDNn / TMFn (n=0~16)	Input / Output	AF6, Y2, AB1, AC3, AF4, AE22, AD26, AB26, AA24, A20, C19, B17, A15, D14, C12, C10, B8	<p>TDNn: Negative Transmit Data for Channel 0 ~ 16 When the transmit system interface is configured to Dual Rail NRZ Format mode, this multiplex pin is used as TDNn. (Refer to the description of TDPn for details).</p> <p>TMFn: Transmit Multiplex Function for Channel 0 ~ 16 When the transmit system interface is configured to Single Rail NRZ Format mode or Dual Rail RZ Format mode, this multiplex pin is used as TMFn. TMFn is configured by the TMF_DEF[2:0] bits (b7~5, TCF1,...) and can indicate PRBS/ARB, SAIS, TOC, TLOS, SEXZ, SBPV, SEXZ+SBPV, SLOS. Refer to Section 3.5.7.2 TMFn Indication for details. The output on TMFn is updated on the active edge of TCLKn (if available). The active level of TMFn is always high.</p>																				
TCLKn / TDNn (n=0~16)	Input	AE6, Y3, AB2, AD1, AE4, AF23, AD25, AB25, Y26, C21, B19, A17, D16, C14, B12, B10, A8	<p>TCLKn: Transmit Clock for Channel 0 ~ 16 When the transmit system interface is configured to Single Rail NRZ Format mode or Dual Rail NRZ Format mode, this multiplex pin is used as TCLKn. TCLKn inputs a 1.544 MHz (in T1/J1 mode) or 2.048 MHz (in E1 mode) clock. The data input on TDn (in Transmit Single Rail NRZ Format mode) or TDPn/TDNn (in Transmit Dual Rail NRZ Format mode) is sampled on the active edge of TCLKn. The data output on TMFn (in Transmit Single Rail NRZ Format mode) is updated on the active edge of TCLKn. The active edge is selected by the TCK_ES bit (b4, TCF1,...).</p> <p>TDNn: Negative Transmit Data for Channel 0 ~ 16 When the transmit system interface is configured to Dual Rail RZ Format mode, this multiplex pin is used as TDNn. (Refer to the description of TDPn for details).</p>																				

Name	I/O	Pin No.	Description																																		
Clock																																					
MCLK	Input	AF21	<p>MCLK: Master Clock Input MCLK provides a stable reference timing for the IDT82P2816. MCLK should be a clock with +/-32 ppm (in T1/J1 mode) or +/-50 ppm (in E1 mode) accuracy. The clock frequency of MCLK is informed to the device by MCKSEL[3:0]. If MCLK misses (duty cycle is less than 30% for 10 μs) and then recovers, the device will be reset automatically.</p>																																		
MCKSEL[0] MCKSEL[1] MCKSEL[2] MCKSEL[3]	Input	AE21 AD21 AD22 AC22	<p>MCKSEL[3:0]: Master Clock Selection These four pins inform the device of the clock frequency input on MCLK:</p> <table border="1"> <thead> <tr> <th>MCKSEL[3:0]*</th> <th>Frequency (MHz)</th> </tr> </thead> <tbody> <tr><td>0000</td><td>1.544</td></tr> <tr><td>0001</td><td>1.544 X 2</td></tr> <tr><td>0010</td><td>1.544 X 3</td></tr> <tr><td>0011</td><td>1.544 X 4</td></tr> <tr><td>0100</td><td>1.544 X 5</td></tr> <tr><td>0101</td><td>1.544 X 6</td></tr> <tr><td>0110</td><td>1.544 X 7</td></tr> <tr><td>0111</td><td>1.544 X 8</td></tr> <tr><td>1000</td><td>2.048</td></tr> <tr><td>1001</td><td>2.048 X 2</td></tr> <tr><td>1010</td><td>2.048 X 3</td></tr> <tr><td>1011</td><td>2.048 X 4</td></tr> <tr><td>1100</td><td>2.048 X 5</td></tr> <tr><td>1101</td><td>2.048 X 6</td></tr> <tr><td>1110</td><td>2.048 X 7</td></tr> <tr><td>1111</td><td>2.048 X 8</td></tr> </tbody> </table> <p>Note: 0: GNDD 1: VDDIO</p>	MCKSEL[3:0]*	Frequency (MHz)	0000	1.544	0001	1.544 X 2	0010	1.544 X 3	0011	1.544 X 4	0100	1.544 X 5	0101	1.544 X 6	0110	1.544 X 7	0111	1.544 X 8	1000	2.048	1001	2.048 X 2	1010	2.048 X 3	1011	2.048 X 4	1100	2.048 X 5	1101	2.048 X 6	1110	2.048 X 7	1111	2.048 X 8
MCKSEL[3:0]*	Frequency (MHz)																																				
0000	1.544																																				
0001	1.544 X 2																																				
0010	1.544 X 3																																				
0011	1.544 X 4																																				
0100	1.544 X 5																																				
0101	1.544 X 6																																				
0110	1.544 X 7																																				
0111	1.544 X 8																																				
1000	2.048																																				
1001	2.048 X 2																																				
1010	2.048 X 3																																				
1011	2.048 X 4																																				
1100	2.048 X 5																																				
1101	2.048 X 6																																				
1110	2.048 X 7																																				
1111	2.048 X 8																																				
CLKT1	Output	AC21	<p>CLKT1: 8 KHz / T1 Clock Output The output on CLKT1 can be enabled or disabled, as determined by the CLKT1_EN bit (b1, CLKG). When the output is enabled, CLKT1 outputs an 8 KHz or 1.544 MHz clock, as selected by the CLKT1 bit (b0, CLKG). The output is locked to MCLK. When the output is disabled, CLKT1 is in High-Z state.</p>																																		
CLKE1	Output	AD20	<p>CLKE1: 8 KHz / E1 Clock Output The output on CLKE1 can be enabled or disabled, as determined by the CLKE1_EN bit (b3, CLKG). When the output is enabled, CLKE1 outputs an 8 KHz or 2.048 MHz clock, as selected by the CLKE1 bit (b2, CLKG). The output is locked to MCLK. When the output is disabled, CLKE1 is in High-Z state.</p>																																		

Name	I / O	Pin No.	Description
REFA	Output	AE19	REFA: Reference Clock Output A REFA can output three kinds of clocks: a recovered clock of one of the 17 channels, an external clock input on CLKA or a free running clock. The clock frequency is programmable. Refer to Section 3.6.2 Clock Outputs on REFA/REFB for details. The output on REFA can also be disabled, as determined by the REFA_EN bit (b6, REFA). When the output is disabled, REFA is in High-Z state.
REFB	Output	AF19	REFB: Reference Clock Output B REFB can output a recovered clock of one of the 17 channels, an external clock input on CLKB or a free running clock. Refer to Section 3.6.2 Clock Outputs on REFA/REFB for details. The output on REFB can also be disabled, as determined by the REFB_EN bit (b6, REFB). When the output is disabled, REFB is in High-Z state.
CLKA	Input	AE20	CLKA: External T1/E1 Clock Input A External T1/J1 (1.544 MHz) or E1 (2.048 MHz) clock is input on this pin. The CKA_T1E1 bit (b5, REFA) should be set to match the clock frequency. When not used, this pin should be connected to GNDD.
CLKB	Input	AF20	CLKB: External T1/E1 Clock Input B External T1/J1 (1.544 MHz) or E1 (2.048 MHz) clock is input on this pin. The CKB_T1E1 bit (b5, REFB) should be set to match the clock frequency. When not used, this pin should be connected to GNDD.
Common Control			
VCOM[0] VCOM[1]	Output	W3 W24	VCOM: Voltage Common Mode [1:0] These pins are used only when the receive line interface is in Receive Differential mode and connected without a transformer (transformer-less). To enable these pins, the VCOMEN pin must be connected high. Refer to Figure-6 for the connection. When these pins are not used, they should be left open.
VCOMEN	Input (Pull-Down)	W4	VCOMEN: Voltage Common Mode Enable This pin should be connected high only when the receive line interface is in Receive Differential mode and connected without a transformer (transformer-less). When not used, this pin should be left open.
REF	-	A22	REF: Reference Resistor An external resistor (10 K Ω , \pm 1%) is used to connect this pin to ground to provide a standard reference current for internal circuit. This resistor is required to ensure correct device operation.
RIM	Input (Pull-Down)	AE9	RIM: Receive Impedance Matching In Receive Differential mode, when RIM is low, all 17 receivers become High-Z and only external impedance matching is supported. In this case, the per-channel impedance matching configuration bits - the R_TERM[2:0] bits (b2~0, RCF0,...) and the R120IN bit (b4, RCF0,...) - are ignored. In Receive Differential mode, when RIM is high, impedance matching is configured on a per-channel basis by the R_TERM[2:0] bits (b2~0, RCF0,...) and the R120IN bit (b4, RCF0,...). This pin can be used to control the receive impedance state for Hitless Protection applications. Refer to Section 4.4 Hitless Protection Switching (HPS) Summary for details. In Receive Single Ended mode, this pin should be left open.

Name	I / O	Pin No.	Description
OE	Input	AF9	OE: Output Enable OE enables or disables all Line Drivers globally. A high level on this pin enables all Line Drivers while a low level on this pin places all Line Drivers in High-Z state and independent from related register settings. Note that the functionality of the internal circuit is not affected by OE. If this pin is not used, it should be tied to VDDIO. This pin can be used to control the transmit impedance state for Hitless protection applications. Refer to Section 4.4 Hitless Protection Switching (HPS) Summary for details.
TEHWE	Input (Pull-Up)	AD10	TEHWE: Hardware T1/J1 or E1 Mode Selection Enable When this pin is open, the T1/J1 or E1 operation mode is selected by TEHW globally. When this pin is low, the T1/J1 or E1 operation mode is selected by the T1E1 bit (b0, CHCF,...) on a per-channel basis.
TEHW	Input (Pull-Up)	AC10	TEHW: Hardware T1/J1 or E1 Mode Selection When TEHWE is open, this pin selects the T1/J1 or E1 operation mode globally: Low - E1 mode; Open - T1/J1 mode. When TEHWE is low, the input on this pin is ignored.
GPIO[0] GPIO[1]	Output / Input	AD9 AC8	GPIO: General Purpose I/O [1:0] These two pins can be defined as input pins or output pins by the DIR[1:0] bits (b1~0, GPIO) respectively. When the pins are input, their polarities are indicated by the LEVEL[1:0] bits (b3~2, GPIO) respectively. When the pins are output, their polarities are controlled by the LEVEL[1:0] bits (b3~2, GPIO) respectively.
$\overline{\text{RST}}$	Input	AF10	$\overline{\text{RST}}$: Reset (Active Low) A low pulse on this pin resets the device. This hardware reset process completes in 2 μs maximum. Refer to Section 4.1 Reset for an overview on reset options.
MCU Interface			
$\overline{\text{INT}}$	Output	AF18	$\overline{\text{INT}}$: Interrupt Request This pin indicates interrupt requests for all unmasked interrupt sources. The output characteristics (open drain or push-pull internally) and the active level are determined by the INT_PIN[1:0] bits (b3~2, GCF).
$\overline{\text{CS}}$	Input	AD18	$\overline{\text{CS}}$: Chip Select (Active Low) This pin must be asserted low to enable the microprocessor interface. A transition from high to low must occur on this pin for each Read/Write operation and $\overline{\text{CS}}$ should remain low until the operation is over.
$\overline{\text{P/S}}$	Input	AC16	$\overline{\text{P/S}}$: Parallel or Serial Microprocessor Interface Select $\overline{\text{P/S}}$ selects Serial or Parallel microprocessor interface for the device: GNDD - Serial microprocessor interface. VDDIO - Parallel microprocessor interface. Serial microprocessor interface consists of the $\overline{\text{CS}}$, SCLK, SDI, SDO pins. Parallel microprocessor interface consists of the $\overline{\text{CS}}$, INT/MOT, IM, $\overline{\text{DS/RD}}$, ALE/AS, R/W/W $\overline{\text{R}}$, ACK/RDY, D[7:0], A[10:0] pins.
INT/MOT	Input (Pull-Up)	AD16	INT/MOT: Intel or Motorola Microprocessor Interface Select In Parallel microprocessor interface, INT/MOT selects Intel or Motorola microprocessor interface for the device: GNDD - Parallel Motorola microprocessor interface. Open - Parallel Intel microprocessor interface. In Serial microprocessor interface, this pin should be left open.

Name	I / O	Pin No.	Description
IM	Input (Pull-Up)	AC17	<p>IM: Interface Mode Selection In Parallel Motorola or Intel microprocessor interface, IM selects multiplexed bus or non-multiplexed bus for the device: GNDD - Parallel Motorola /Intel Non-Multiplexed microprocessor interface. Open - Parallel Motorola /Intel Multiplexed microprocessor interface. In Serial microprocessor interface, this pin should be connected to GNDD.</p>
ALE / AS	Input	AD17	<p>ALE: Address Latch Enable In Parallel Intel Multiplexed microprocessor interface, this multiplex pin is used as ALE. The address on A[10:8] and D[7:0] (A[7:0] are ignored) is sampled into the device on the falling edges of ALE.</p> <p>AS: Address Strobe In Parallel Motorola Multiplexed microprocessor interface, this multiplex pin is used as AS. The address on A[10:8] and D[7:0] (A[7:0] are ignored) is latched into the device on the falling edges of AS.</p> <p>In Parallel Motorola /Intel Non-Multiplexed microprocessor interface, this pin should be pulled high. In Serial microprocessor interface, this pin should be connected to GNDD.</p>
SCLK / \overline{DS} / \overline{RD}	Input	AE18	<p>SCLK: Shift Clock In Serial microprocessor interface, this multiplex pin is used as SCLK. SCLK inputs the shift clock for the Serial microprocessor interface. Data on SDI is sampled by the device on the rising edge of SCLK. Data on SDO is updated on the falling edge of SCLK.</p> <p>\overline{DS}: Data Strobe (Active Low) In Parallel Motorola microprocessor interface, this multiplex pin is used as \overline{DS}. During a write operation ($R/\overline{W} = 0$), data on D[7:0] is sampled into the device. During a read operation ($R/\overline{W} = 1$), data is driven to D[7:0] by the device.</p> <p>\overline{RD}: Read Strobe (Active Low) In Parallel Intel microprocessor interface, this multiplex pin is used as \overline{RD}. \overline{RD} is asserted low by the microprocessor to initiate a read operation. Data is driven to D[7:0] by the device during the read operation.</p>
SDI / R/\overline{W} / \overline{WR}	Input	AF17	<p>SDI: Serial Data Input In Serial microprocessor interface, this multiplex pin is used as SDI. Address and data on this pin are serially clocked into the device on the rising edge of SCLK.</p> <p>R/\overline{W}: Read / Write Select In Parallel Motorola microprocessor interface, this multiplex pin is used as R/\overline{W}. R/\overline{W} is asserted low for write operation or high for read operation.</p> <p>\overline{WR}: Write Strobe (Active Low) In Parallel Intel microprocessor interface, this multiplex pin is used as \overline{WR}. \overline{WR} is asserted low by the microprocessor to initiate a write operation. Data on D[7:0] is sampled into the device during a write operation.</p>

Name	I / O	Pin No.	Description
SDO / $\overline{\text{ACK}}$ / RDY	Output	AE17	<p>SDO: Serial Data Output In Serial microprocessor interface, this multiplex pin is used as SDO. Data on this pin is serially clocked out of the device on the falling edge of SCLK.</p> <p>$\overline{\text{ACK}}$: Acknowledge Output (Active Low) In Parallel Motorola microprocessor interface, this multiplex pin is used as $\overline{\text{ACK}}$. A low level on $\overline{\text{ACK}}$ indicates that valid information on the data bus is ready for a read operation or acknowledges the acceptance of the written data during a write operation.</p> <p>RDY: Ready Output In Parallel Intel microprocessor interface, this multiplex pin is used as RDY. A high level on RDY reports to the microprocessor that a read/write cycle can be completed. A low level on RDY reports that wait states must be inserted.</p>
D[0] D[1] D[2] D[3] D[4] D[5] D[6] D[7]	Output / Input	AF13 AC12 AD12 AE12 AF12 AD11 AE11 AF11	<p>D[7:0]: Bi-directional Data Bus In Parallel Motorola /Intel Non-Multiplexed microprocessor interface, these pins are the bi-directional data bus of the microprocessor interface. In Parallel Motorola /Intel Multiplexed microprocessor interface, these pins are the multiplexed bi-directional address /data bus. In Serial microprocessor interface, these pins should be connected to GNDD.</p>
A[0] A[1] A[2] A[3] A[4] A[5] A[6] A[7] A[8] A[9] A[10]	Input	AE16 AF16 AD15 AE15 AF15 AC14 AD14 AE14 AF14 AD13 AE13	<p>A[10:0]: Address Bus In Parallel Motorola /Intel Non-Multiplexed microprocessor interface, these pins are the address bus of the microprocessor interface. In Parallel Motorola /Intel Multiplexed microprocessor interface, A[10:8], together with D[7:0], are the address bus; while A[7:0] should be connected to GNDD. In Serial microprocessor interface, these pins should be connected to GNDD.</p>
JTAG (per IEEE 1149.1)			
$\overline{\text{TRST}}$	Input Pull-Down	AE7	<p>$\overline{\text{TRST}}$: JTAG Test Reset (Active Low) A low signal on this pin resets the JTAG test port. To ensure deterministic operation of the test logic, TMS should be held high when the signal on $\overline{\text{TRST}}$ changes from low to high. This pin may be left unconnected when JTAG is not used. This pin has an internal pull-down resistor.</p>
TMS	Input Pull-up	AD7	<p>TMS: JTAG Test Mode Select The signal on this pin controls the JTAG test performance and is sampled on the rising edge of TCK. To ensure deterministic operation of the test logic, TMS should be held high when the signal on $\overline{\text{TRST}}$ changes from low to high. This pin may be left unconnected when JTAG is not used. This pin has an internal pull-up resistor.</p>
TCK	Input	AE8	<p>TCK: JTAG Test Clock The clock for the JTAG test is input on this pin. TDI and TMS are sampled on the rising edge of TCK and TDO is updated on the falling edge of TCK. When TCK is idle at low state, all stored-state devices contained in the test logic shall retain their state indefinitely. This pin should be connected to GNDD when JTAG is not used.</p>

Name	I / O	Pin No.	Description
TDI	Input Pull-up	AF8	TDI: JTAG Test Data Input The test data is input on this pin. It is clocked into the device on the rising edge of TCK. This pin has an internal pull-up resistor. This pin may be left unconnected when JTAG is not used.
TDO	Output	AD8	TDO: JTAG Test Data Output The test data is output on this pin. It is clocked out of the device on the falling edge of TCK. TDO is a High-Z output signal except during the process of data scanning.
Power & Ground			
VDDIO		A7, B7, C7, D7, D8, D9, D19, D21, D22, W23, AA4, AA23, AC4, AC11, AC13, AC15	VDDIO: 3.3 V I/O Power Supply
VDDA		C1, C2, C25, C26, D1, D2, D25, D26, W1, W2, W25, W26	VDDA: 3.3 V Analog Core Power Supply
VDDD		C11, D11, D13, D15, D17, AC5, AC7, AC9, AC18, AC20, AC23	VDDD: 1.8 V Digital Core Power Supply
VDDRn (N=0~16)		J3, K3, N3, P3, U3, T24, R24, M24, L24, H24, G24, D24, D23, C6, C5, E3, F3	VDDRn: 3.3 V Power Supply for Receiver
VDDTn (N=0~16)		J2, K2, N2, P2, U2, T25, R25, M25, L25, H25, G25, B24, B23, B6, B5, E2, F2	VDDTn: 3.3 V Power Supply for Transmitter Driver
GNDA		A1, A2, A25, A26, B1, B2, B25, B26, D4, E23, F23, G4, H4, J23, K23, L4, M4, N23, P23, R4, T4, U23, V2, V3, V23, AE1, AE2, AE25, AE26, AF1, AF2, AF25, AF26	GNDA: GND for Analog Core / Receiver
GNDD		K10, K11, K12, K13, K14, K15, K16, K17, L10, L11, L12, L13, L14, L15, L16, L17, M10, M11, M12, M13, M14, M15, M16, M17, N10, N11, N12, N13, N14, N15, N16, N17, P10, P11, P12, P13, P14, P15, P16, P17, R10, R11, R12, R13, R14, R15, R16, R17, T10, T11, T12, T13, T14, T15, T16, T17, U10, U11, U12, U13, U14, U15, U16, U17	GNDD: Digital GND
GNDT		B3, B4, D3, E25, F25, G2, H2, J25, K25, L2, M2, N25, P25, R2, T2, U25, V25	GNDT: Analog GND for Transmitter Driver
TEST			
IC	-	AE10	IC: Internal Connected This pin is for IDT use only and should be connected to GNDD.
Others			
NC	-	C22	NC: Not Connected

3 FUNCTIONAL DESCRIPTION

3.1 T1 / E1 / J1 MODE SELECTION

The IDT82P2816 can be configured to T1/J1 mode or E1 mode globally or on a per-channel basis. The configuration is determined by the TEHWE pin, the TEHW pin and the T1E1 bit (b0, CHCF,...). Refer to Table-1 for details of the operation mode selection.

Table-1 Operation Mode Selection

	Global Programming		Per-Channel Programming	
TEHWE Pin	Open		Low	
TEHW Pin	Open	Low	(The configuration of this pin is ignored)	
T1E1 Bit	(The configuration of this bit is ignored).		0	1
Operation Mode	T1/J1	E1	T1/J1	E1

3.2 RECEIVE PATH

3.2.1 R_x TERMINATION

The receive line interface supports Receive Differential mode and Receive Single Ended mode, as selected by the R_SING bit (b3, RCF0,...). In Receive Differential mode, both RTIP_n and RRING_n are used to receive signal from the line side. In Receive Single Ended mode, only RTIP_n is used to receive signal.

In Receive Differential mode, the line interface can be connected with T1 100 Ω, J1 110 Ω or E1 120 Ω twisted pair cable or E1 75 Ω coaxial cable. In Receiver Single Ended mode, the line interface can only be connected with 75 Ω coaxial cable.

The receive impedance matching is realized by using internal impedance matching or external impedance matching for each channel in different applications.

3.2.1.1 Receive Differential Mode

In Receive Differential mode, three kinds of impedance matching are supported: Fully Internal Impedance Matching, Partially Internal Impedance Matching and External Impedance Matching. Figure-3 shows an overview of how these Impedance Matching modes are switched.

Fully Internal Impedance Matching circuit uses an internal programmable resistor (IM) only and does not use an external resistor. This configuration saves external components and supports 1:1 Hitless Protection Switching (HPS) applications without relays. Refer to Section 4.4 Hitless Protection Switching (HPS) Summary.

Partially Internal Impedance Matching circuit consists of an internal programmable resistor (IM) and a value-fixed 120 Ω external resistor (R_r). Compared with Fully Internal Impedance Matching, this configuration provides considerable savings in power dissipation of the device. For example, In E1 120 Ω PRBS mode, the power savings would be 0.44 W. For power savings in other modes, please refer to Chapter 8

Physical And Electrical Specifications.

External Impedance Matching circuit uses an external resistor (R_r) only.




Figure-3 Switch between Impedance Matching Modes

To support some particular applications, such as hot-swap or Hitless Protection Switch (HPS) hot-switchover, RTIP_n/RRING_n must be forced to enter high impedance state (i.e., External Impedance Matching). For hot-swap, RTIP_n/RRING_n must be always held in high impedance state during /after power up; for HPS hot-switchover, RTIP_n/RRING_n must enter high impedance state immediately after switchover. Though each channel can be individually configured to External Impedance Matching through register access, it is too slow for hitless switch. Therefore, a hardware pin - RIM - is provided to globally control the high impedance for all 17 receivers.

When RIM is low, only External Impedance Matching is supported for all 17 receivers and the per-channel impedance matching configuration bits - the R_TERM[2:0] bits (b2~0, RCF0,...) and the R120IN bit (b4, RCF0,...) - are ignored.

When RIM is high, impedance matching is configured on a per-channel basis. Three kinds of impedance matching are all supported and selected by the R_TERM[2:0] bits (b2~0, RCF0,...) and the R120IN bit (b4, RCF0,...). The R_TERM[2] bit (b2, RCF0,...) should be set to match internal or external impedance. If the R_TERM[2] bit (b2, RCF0,...) is '0', internal impedance matching is enabled. The R120IN bit (b4, RCF0,...) should be set to select Partially Internal Impedance Matching or Fully Internal Impedance Matching. The internal programmable resistor (IM) is determined by the R_TERM[1:0] bits (b1~0,

RCF0,...). If the R_TERM[2] bit (b2, RCF0,...) is '1', external impedance matching is enabled. The configuration of the R120IN bit (b4, RCF0,...) and the R_TERM[1:0] bits (b1~0, RCF0,...) is ignored.

A twisted pair cable can be connected with a 1:1 transformer or without a transformer (transformer-less), while a coaxial cable must be connected with a 1:1 transformer. Table 2 lists the recommended impedance matching value in different applications. Figure-4 to Figure-6 show the connection for one channel.

The transformer-less connection will offer a termination option with reduced cost and board space. However, the waveform amplitude is not standard compliant, and surge protection and common mode depression should be enhanced depending on equipment environment.

Table-2 Impedance Matching Value in Receive Differential Mode

Cable Condition	Partially Internal Impedance Matching (R120IN = 0) ¹		Fully Internal Impedance Matching (R120IN = 1) ^{1, 2}		External Impedance Matching	
	R_TERM[2:0]	Rr	R_TERM[2:0]	Rr	R_TERM[2:0] ³	Rr
T1 100 Ω twisted pair (with transformer)	000	120 Ω	000	(open)	1XX	100 Ω
J1 110 Ω twisted pair (with transformer)	001		001			110 Ω
E1 120 Ω twisted pair (with transformer)	010		010			120 Ω
E1 75 Ω coaxial (with transformer)	011		011			75 Ω
T1 100 Ω twisted pair (transformer-less ⁴)	000		(not supported)			100 Ω
J1 110 Ω twisted pair (transformer-less)	001					110 Ω
E1 120 Ω twisted pair (transformer-less)	010					120 Ω

Note:

- Partially Internal Impedance Matching and Fully Internal Impedance Matching are not supported when RIM is low.
- Fully Internal Impedance Matching is not supported in transformer-less applications.
- When RIM is low, the setting of the R_TERM[2:0] bits is ignored.
- In transformer-less applications, the device should be protected against overvoltage. There are three important standards for overvoltage protection:
 - UL1950 and FCC Part 68;
 - Telcordia (Bellcore) GR-1089
 - ITU-T K.20, K.21 and K.41




Figure-4 Receive Differential Line Interface with Twisted Pair Cable (with transformer)




Figure-5 Receive Differential Line Interface with Coaxial Cable (with transformer)