

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









OCTAL CHANNEL T1/E1/J1 SHORT HAUL LINE INTERFACE UNIT

IDT82V2048E

FEATURES:

- Eight channel T1/E1/J1 short haul line interfaces
- Supports HPS (Hitless Protection Switching) for 1+1 protection without external relays
- Programmable T1/E1/J1 switchability allowing one bill of material for any line condition
- Single 3.3 V power supply with 5 V tolerance on digital interfaces
- Meets or exceeds specifications in
 - ANSI T1.102, T1.403 and T1.408
 - ITU I.431, G.703, G.736, G.775 and G.823
 - ETSI 300-166, 300-233 and TBR 12/13
 - AT&T Pub 62411
- Per channel software selectable on:
 - Wave-shaping templates
 - Line terminating impedance (T1:100 Ω , J1:110 Ω , E1:75 Ω /120 Ω)
 - Adjustment of arbitrary pulse shape
 - JA (Jitter Attenuator) position (receive path or transmit path)
 - Single rail/dual rail system interfaces
 - B8ZS/HDB3/AMI line encoding/decoding
 - Active edge of transmit clock (TCLK) and receive clock (RCLK)
 - Active level of transmit data (TDATA) and receive data (RDATA)
 - Receiver or transmitter power down

- High impedance setting for line drivers
- PRBS (Pseudo Random Bit Sequence) generation and detection with 2¹⁵-1 PRBS polynomials for E1
- QRSS (Quasi Random Sequence Signals) generation and detection with 2²⁰-1 QRSS polynomials for T1/J1
- 16-bit BPV (Bipolar Pulse Violation)/Excess Zero/PRBS or QRSS error counter
- Analog loopback, Digital loopback, Remote loopback and Inband loopback
- Adaptive receive sensitivity up to -20 dB
- Non-intrusive monitoring per ITU G.772 specification
- Short circuit protection for line drivers
- LOS (Loss Of Signal) detection with programmable LOS levels
- AIS (Alarm Indication Signal) detection
- JTAG interface
- Supports serial control interface, Motorola and Intel Non-Multiplexed interfaces
- Package:
 208-pin PBGA

DESCRIPTION:

The IDT82V2048E can be configured as an octal T1, octal E1 or octal J1 Line Interface Unit. The IDT82V2048E performs clock/data recovery, AMI/B8ZS/HDB3 line decoding and detects and reports the LOS conditions. An integrated Adaptive Equalizer is available to increase the receive sensitivity and enable programming of LOS levels. In transmit path, there is an AMI/B8ZS/HDB3 encoder and Waveform Shaper. There is one Jitter Attenuator for each channel, which can be placed in either the receive path or the transmit path. The Jitter Attenuator can also be disabled. The IDT82V2048E supports both Single Rail and Dual Rail system interfaces

and both serial and parallel control interfaces. To facilitate the network maintenance, a PRBS/QRSS generation/detection circuit is integrated in each channel, and different types of loopbacks can be set on a per channel basis. Four different kinds of line terminating impedance, 75Ω , 100Ω , 110Ω and 120Ω are selectable on a per channel basis. The chip also provides driver short-circuit protection and supports JTAG boundary scanning.

The IDT82V2048E can be used in SDH/SONET, LAN, WAN, Routers, Wireless Base Stations, IADs, IMAs, IMAPs, Gateways, Frame Relay Access Devices, CSU/DSU equipment, etc.

FUNCTIONAL BLOCK DIAGRAM




Figure-1 Block Diagram

TABLE OF CONTENTS

| 1 | IDT8 | 2V2048E PIN CONFIGURATIONS | 8 | | | | | | |
|---|-------|--|----|--|--|--|--|--|--|
| 2 | PIN I | DESCRIPTION | 10 | | | | | | |
| 3 | FUN | FUNCTIONAL DESCRIPTION | | | | | | | |
| | 3.1 | T1/E1/J1 MODE SELECTION | 16 | | | | | | |
| | 3.2 | TRANSMIT PATH | | | | | | | |
| | | 3.2.1 TRANSMIT PATH SYSTEM INTERFACE | | | | | | | |
| | | 3.2.2 ENCODER | | | | | | | |
| | | 3.2.3 PULSE SHAPER | | | | | | | |
| | | 3.2.3.1 Preset Pulse Templates | 16 | | | | | | |
| | | 3.2.3.2 User-Programmable Arbitrary Waveform | | | | | | | |
| | | 3.2.4 TRANSMIT PATH LINE INTERFACE | 20 | | | | | | |
| | | 3.2.5 TRANSMIT PATH POWER DOWN | 20 | | | | | | |
| | 3.3 | RECEIVE PATH | | | | | | | |
| | | 3.3.1 RECEIVE INTERNAL TERMINATION | | | | | | | |
| | | 3.3.2 LINE MONITOR | 22 | | | | | | |
| | | 3.3.3 ADAPTIVE EQUALIZER | 22 | | | | | | |
| | | 3.3.4 RECEIVE SENSITIVITY | | | | | | | |
| | | 3.3.5 DATA SLICER | | | | | | | |
| | | 3.3.6 CDR (Clock & Data Recovery) | | | | | | | |
| | | 3.3.7 DECODER | | | | | | | |
| | | 3.3.8 RECEIVE PATH SYSTEM INTERFACE | | | | | | | |
| | | 3.3.9 RECEIVE PATH POWER DOWN | | | | | | | |
| | | 3.3.10 G.772 NON-INTRUSIVE MONITORING | | | | | | | |
| | 3.4 | JITTER ATTENUATOR | | | | | | | |
| | | 3.4.1 JITTER ATTENUATION FUNCTION DESCRIPTION | | | | | | | |
| | | 3.4.2 JITTER ATTENUATOR PERFORMANCE | | | | | | | |
| | 3.5 | LOS AND AIS DETECTION | _ | | | | | | |
| | | 3.5.1 LOS DETECTION | | | | | | | |
| | | 3.5.2 AIS DETECTION | | | | | | | |
| | 3.6 | TRANSMIT AND DETECT INTERNAL PATTERNS | | | | | | | |
| | | 3.6.1 TRANSMIT ALL ONES | | | | | | | |
| | | 3.6.2 TRANSMIT ALL ZEROS | | | | | | | |
| | | 3.6.3 PRBS/QRSS GENERATION AND DETECTION | | | | | | | |
| | 3.7 | LOOPBACK | | | | | | | |
| | | 3.7.1 ANALOG LOOPBACK | | | | | | | |
| | | 3.7.2 DIGITAL LOOPBACK | | | | | | | |
| | | 3.7.3 REMOTE LOOPBACK | | | | | | | |
| | | 3.7.4 INBAND LOOPBACK | | | | | | | |
| | | 3.7.4.1 Transmit Activate/Deactivate Loopback Code | | | | | | | |
| | | 3.7.4.2 Receive Activate/Deactivate Loopback Code | | | | | | | |
| | 0.0 | 3.7.4.3 Automatic Remote Loopback | | | | | | | |
| | 3.8 | ERROR DETECTION/COUNTING AND INSERTION | 30 | | | | | | |

| | | 3.8.1 DEFINITION OF LINE CODING ERROR | 30 |
|---|------|--|----|
| | | 3.8.2 ERROR DETECTION AND COUNTING | 30 |
| | | 3.8.3 BIPOLAR VIOLATION AND PRBS ERROR INSERTION | 31 |
| | 3.9 | LINE DRIVER FAILURE MONITORING | 31 |
| | 3.10 | MCLK AND TCLK | 32 |
| | | 3.10.1 MASTER CLOCK (MCLK) | 32 |
| | | 3.10.2 TRANSMIT CLOCK (TCLK) | 32 |
| | 3.11 | MICROCONTROLLER INTERFACES | 33 |
| | | 3.11.1 PARALLEL MICROCONTROLLER INTERFACE | 33 |
| | | 3.11.2 SERIAL MICROCONTROLLER INTERFACE | 33 |
| | 3.12 | INTERRUPT HANDLING | 34 |
| | 3.13 | GENERAL PURPOSE I/O | 35 |
| | 3.14 | 5V TOLERANT I/O PINS | 35 |
| | 3.15 | RESET OPERATION | 35 |
| | 3.16 | POWER SUPPLY | 35 |
| 4 | PRO | GRAMMING INFORMATION | 36 |
| | 4.1 | REGISTER LIST AND MAP | |
| | 4.2 | REGISTER DESCRIPTION | 38 |
| | | 4.2.1 GLOBAL REGISTERS | 38 |
| | | 4.2.2 JITTER ATTENUATION CONTROL REGISTER | 40 |
| | | 4.2.3 TRANSMIT PATH CONTROL REGISTERS | 41 |
| | | 4.2.4 RECEIVE PATH CONTROL REGISTERS | |
| | | 4.2.5 NETWORK DIAGNOSTICS CONTROL REGISTERS | |
| | | 4.2.6 INTERRUPT CONTROL REGISTERS | |
| | | 4.2.7 LINE STATUS REGISTERS | |
| | | 4.2.8 INTERRUPT STATUS REGISTERS | |
| | | 4.2.9 COUNTER REGISTERS | |
| | | 4.2.10 TRANSMIT AND RECEIVE TERMINATION REGISTER | |
| 5 | | STD 1149.1 JTAG TEST ACCESS PORT | |
| | 5.1 | JTAG INSTRUCTIONS AND INSTRUCTION REGISTER | |
| | 5.2 | JTAG DATA REGISTER | |
| | | 5.2.1 DEVICE IDENTIFICATION REGISTER (IDR) | |
| | | 5.2.2 BYPASS REGISTER (BR) | |
| | | 5.2.3 BOUNDARY SCAN REGISTER (BSR) | |
| _ | | | |
| 6 | | SPECIFICATIONS | |
| 7 | | ROCONTROLLER INTERFACE TIMING CHARACTERISTICS | |
| | 7.1 | SERIAL INTERFACE TIMING | |
| | 7.2 | PARALLEL INTERFACE TIMING | 72 |

LIST OF TABLES

| Table-1 | Pin Description | 10 |
|----------|---|----|
| Table-2 | Transmit Waveform Value For E1 75 Ω | 17 |
| Table-3 | Transmit Waveform Value For E1 120 Ω | 18 |
| Table-4 | Transmit Waveform Value For T1 0~133 ft | 18 |
| Table-5 | Transmit Waveform Value For T1 133~266 ft | 18 |
| Table-6 | Transmit Waveform Value For T1 266~399 ft | 18 |
| Table-7 | Transmit Waveform Value For T1 399~533 ft | 19 |
| Table-8 | Transmit Waveform Value For T1 533~655 ft | 19 |
| Table-9 | Transmit Waveform Value For J1 0~655 ft | 19 |
| Table-10 | Impedance Matching for Transmitter | 20 |
| Table-11 | Impedance Matching for Receiver | 21 |
| Table-12 | Criteria of Starting Speed Adjustment | 24 |
| Table-13 | LOS Declare and Clear Criteria, Adaptive Equalizer Disabled | 25 |
| Table-14 | LOS Declare and Clear Criteria, Adaptive Equalizer Enabled | |
| Table-15 | AIS Condition | |
| Table-16 | Criteria for Setting/Clearing the PRBS_S Bit | 27 |
| Table-17 | EXZ Definition | |
| Table-18 | Interrupt Event | 34 |
| Table-19 | Global Register List and Map | 36 |
| Table-20 | Per Channel Register List and Map | 37 |
| Table-21 | ID: Chip Revision Register | 38 |
| Table-22 | RST: Reset Register | 38 |
| Table-23 | GCF0: Global Configuration Register 0 | 38 |
| Table-24 | GCF1: Global Configuration Register 1 | 39 |
| Table-25 | INTCH: Interrupt Channel Indication Register | 39 |
| Table-26 | GPIO: General Purpose IO Pin Definition Register | 39 |
| Table-27 | JACF: Jitter Attenuator Configuration Register | 40 |
| Table-28 | TCF0: Transmitter Configuration Register 0 | 41 |
| Table-29 | TCF1: Transmitter Configuration Register 1 | 41 |
| Table-30 | TCF2: Transmitter Configuration Register 2 | 42 |
| Table-31 | TCF3: Transmitter Configuration Register 3 | 42 |
| Table-32 | TCF4: Transmitter Configuration Register 4 | 42 |
| Table-33 | RCF0: Receiver Configuration Register 0 | 43 |
| Table-34 | RCF1: Receiver Configuration Register 1 | 43 |
| Table-35 | RCF2: Receiver Configuration Register 2 | 44 |
| Table-36 | MAINT0: Maintenance Function Control Register 0 | 45 |
| Table-37 | MAINT1: Maintenance Function Control Register 1 | |
| Table-38 | MAINT2: Maintenance Function Control Register 2 | 46 |
| Table-39 | MAINT3: Maintenance Function Control Register 3 | 46 |
| Table-40 | MAINT4: Maintenance Function Control Register 4 | 46 |
| | | |

| Table-41 | MAINT5: Maintenance Function Control Register 5 | . 46 |
|----------|---|------|
| Table-42 | MAINT6: Maintenance Function Control Register 6 | . 47 |
| Table-43 | INTM0: Interrupt Mask Register 0 | . 48 |
| Table-44 | INTM1: Interrupt Mask Register 1 | . 48 |
| Table-45 | INTES: Interrupt Trigger Edges Select Register | . 49 |
| Table-46 | STAT0: Line Status Register 0 (real time status monitor) | . 50 |
| Table-47 | STAT1: Line Status Register 1 (real time status monitor) | . 51 |
| Table-48 | INTS0: Interrupt Status Register 0 | . 52 |
| Table-49 | INTS1: Interrupt Status Register 1 | . 52 |
| Table-50 | CNT0: Error Counter L-byte Register 0 | . 53 |
| Table-51 | CNT1: Error Counter H-byte Register 1 | . 53 |
| Table-52 | TERM: Transmit and Receive Termination Configuration Register | . 54 |
| Table-53 | Instruction Register Description | . 56 |
| Table-54 | Device Identification Register Description | . 56 |
| Table-55 | TAP Controller State Description | . 57 |
| Table-56 | Absolute Maximum Rating | . 59 |
| Table-57 | Recommended Operation Conditions | . 59 |
| Table-58 | Power Consumption | . 60 |
| Table-59 | DC Characteristics | . 60 |
| Table-60 | E1 Receiver Electrical Characteristics | . 61 |
| Table-61 | T1/J1 Receiver Electrical Characteristics | . 62 |
| Table-62 | E1 Transmitter Electrical Characteristics | . 63 |
| Table-63 | T1/J1 Transmitter Electrical Characteristics | . 64 |
| Table-64 | Transmitter and Receiver Timing Characteristics | . 65 |
| Table-65 | Jitter Tolerance | . 66 |
| Table-66 | Jitter Attenuator Characteristics | . 68 |
| Table-67 | JTAG Timing Characteristics | . 70 |
| Table-68 | Serial Interface Timing Characteristics | . 71 |
| Table-69 | Non_multiplexed Motorola Read Timing Characteristics | . 72 |
| Table-70 | Non_multiplexed Motorola Write Timing Characteristics | . 73 |
| Table-71 | Non_multiplexed Intel Read Timing Characteristics | . 74 |
| Table-72 | Non_multiplexed Intel Write Timing Characteristics | . 75 |
| | | |

LIST OF FIGURES

| Figure-1 | Block Diagram | 2 |
|-----------|---|----|
| Figure-2 | IDT82V2048E PQFP208 Package Pin Assignment | 8 |
| Figure-3 | IDT82V2048E PBGA208 Package Pin Assignment (top view) | g |
| Figure-4 | E1 Waveform Template Diagram | |
| Figure-5 | E1 Pulse Template Test Circuit | 16 |
| Figure-6 | DSX-1 Waveform Template | 16 |
| Figure-7 | T1 Pulse Template Test Circuit | 17 |
| Figure-8 | Receive Path Function Block Diagram | 21 |
| Figure-9 | Transmit/Receive Line Circuit | 21 |
| Figure-10 | Monitoring Receive Line in Another Chip | 22 |
| Figure-11 | Monitor Transmit Line in Another Chip | 22 |
| Figure-12 | G.772 Monitoring Diagram | |
| Figure-13 | Jitter Attenuator | 24 |
| Figure-14 | LOS Declare and Clear | 25 |
| Figure-15 | Analog Loopback | 28 |
| Figure-16 | Digital Loopback | 28 |
| Figure-17 | Remote Loopback | 28 |
| Figure-18 | Auto Report Mode | 30 |
| Figure-19 | Manual Report Mode | 31 |
| Figure-20 | TCLK Operation Flowchart | 32 |
| Figure-21 | Serial Processor Interface Function Timing | 33 |
| Figure-22 | JTAG Architecture | 55 |
| Figure-23 | JTAG State Diagram | 58 |
| Figure-24 | Transmit System Interface Timing | 66 |
| Figure-25 | Receive System Interface Timing | 66 |
| Figure-26 | E1 Jitter Tolerance Performance | 67 |
| Figure-27 | T1/J1 Jitter Tolerance Performance | 67 |
| Figure-28 | E1 Jitter Transfer Performance | |
| Figure-29 | T1/J1 Jitter Transfer Performance | 69 |
| Figure-30 | JTAG Interface Timing | 70 |
| Figure-31 | Serial Interface Write Timing | |
| Figure-32 | Serial Interface Read Timing with SCLKE=1 | 71 |
| Figure-33 | Serial Interface Read Timing with SCLKE=0 | 71 |
| Figure-34 | Non_multiplexed Motorola Read Timing | |
| Figure-35 | Non_multiplexed Motorola Write Timing | |
| Figure-36 | Non_multiplexed Intel Read Timing | |
| Figure-37 | Non multiplexed Intel Write Timing | 75 |

1 IDT82V2048E PIN CONFIGURATIONS




Figure-2 IDT82V2048E PQFP208 Package Pin Assignment

IDT82V2048E PIN CONFIGURATIONS (CONTINUED)




Figure-3 IDT82V2048E PBGA208 Package Pin Assignment (top view)

2 PIN DESCRIPTION

Table-1 Pin Description

| Name | Туре | Pin | No. | Description | | |
|---|------------------|--|---|--|--|--|
| | | PQFP208 | PBGA208 | | | |
| | | | | Transmit and Receive Line Interface | | |
| TTIP1 TTIP2 TTIP3 TTIP4 TTIP5 TTIP6 TTIP7 TTIP8 TRING1 TRING2 TRING3 TRING4 TRING5 TRING6 TRING6 TRING7 | Output Analog | 164 177 184 197 64 77 84 97 163 178 183 198 63 78 | A13 A8 C8 A3 T3 P8 T8 T13 B13 B8 D8 B3 R3 N8 | TTIPn¹/TRINGn: Transmit Bipolar Tip/Ring for Channel 1~8 These pins are the differential line driver outputs and can be set to high impedance state globally or individually. A logic high on THZ pin turns all these pins into high impedance state. When THZ bit (TCF1, 03H)² is set to '1', the TTIPn/TRINGn in the corresponding channel is set to high impedance state. In summary, these pins will become high impedance in the following conditions: THZ pin is high: all TTIPn/TRINGn enter high impedance; THZn bit is set to 1: the corresponding TTIPn/TRINGn become high impedance; Loss of MCLK: all TTIPn/TRINGn pins become high impedance; Loss of TCLKn: the corresponding TTIPn/TRINGn become HZ (exceptions: Remote Loopback; Transmit internal pattern by MCLK); Transmitter path power down: the corresponding TTIPn/TRINGn become high impedance; After software reset; pin reset and power on: all TTIPn/TRINGn enter high impedance. | | |
| TRING8 RTIP1 RTIP2 RTIP3 RTIP4 RTIP5 RTIP6 RTIP7 RTIP8 RRING1 RRING2 RRING3 RRING4 RRING5 RRING6 RRING7 RRING7 RRING8 | Input Analog | 98 169 172 189 192 69 72 89 92 168 173 188 193 68 73 88 93 | R13 C11 A11 C5 A5 T5 P5 T11 P11 D11 B11 D5 B5 R5 N5 R11 N11 | RTIPn/RRINGn: Receive Bipolar Tip/Ring for Channel 1~8 These pins are the differential line receiver inputs. | | |

Notes:

^{1.} The footprint 'n' $(n = 1 \sim 8)$ represents one of the eight channels.

^{2.} The name and address of the registers that contain the preceding bit. Only the address of channel 1 register is listed, the rest addresses are represented by '...'. Users can find these omitted addresses in the *Register Description* section.

Table-1 Pin Description (Continued)

| Name | Туре | Pir | No. | Description | | | | | |
|-----------|----------|---------|---------|---|-----------|------------------------------|--|--|--|
| | | PQFP208 | PBGA208 | 1 | | | | | |
| | ı | | Tra | nsmit and Re | ceive Di | gital Data Interface | | | |
| TD1/TDP1 | | 155 | B15 | TDn: Trans | mit Data | for Channel 1~8 | | | |
| TD2/TDP2 | | 149 | D15 | In Single Ra | il Mode, | the NRZ data to be transmi | tted is input on these pins. Data on TDn is sampled | | |
| TD3/TDP3 | | 143 | E15 | into the devi | ce on the | active edge of TCLKn. The | active edge of TCLKn is selected by the TCLK_SEL | | |
| TD4/TDP4 | | 137 | G15 | | | | 3 or B8ZS line code rules before being transmitted to | | |
| TD5/TDP5 | | 127 | J15 | the line. In this mode, TDNn should be connected to ground. | | | | | |
| TD6/TDP6 | | 121 | L15 | 3. Sanda | | | | | |
| TD7/TDP7 | | 115 | N15 | TDPn/TDNn: Positive/Negative Transmit Data for Channel 1~8 | | | | | |
| TD8/TDP8 | | 109 | R16 | | | | d is input on these pins. Data on TDPn/TDNn is sam- | | |
| 150/15/10 | Input | 100 | 100 | | | | n. The active edge of the TCLKn is selected by the | | |
| TDN1 | IIIput | 154 | C14 | 1. | |), 02H) The line code in Di | · · | | |
| TDN2 | | 148 | D14 | TOLK_OLL | DIL (TOT | , ozn) The line code in Di | ual Ivali Mode is as ioliows. | | |
| TDN2 | | 142 | F13 | TDPn | TDNn | Output Pulse | | | |
| TDN3 | | 136 | G14 | 0 | | - | _ | | |
| | | | | | 0 | Space | | | |
| TDN5 | | 126 | J14 | 0 | 1 | Positive Pulse | | | |
| TDN6 | | 120 | L14 | 1 | 0 | Negative Pulse | | | |
| TDN7 | | 114 | M13 | 1 | 1 | Space | + | | |
| TDN8 | | 108 | P15 | <u> </u> | Į į | Space | | | |
| TCLK1 | | 156 | A15 | TCLKn: Tra | nsmit C | lock for Channel 1~8 | | | |
| TCLK2 | | 150 | C16 | These pins | input 1.5 | 44 MHz for T1/J1 mode or 2 | 2.048 MHz for E1 mode transmit clock. The transmit | | |
| TCLK3 | | 144 | E16 | data on TD | n/TDPn d | or TDNn is sampled into the | e device on the active edge of TCLKn. If TCLKn is | | |
| TCLK4 | Input | 138 | G16 | missing ¹ and the TCLKn missing interrupt is not masked, an interrupt will be generated. | | | | | |
| TCLK5 | • | 129 | J16 | missing and the rotati missing interrupt is not masked, an interrupt will be generated. | | | | | |
| TCLK6 | | 122 | L16 | | | | | | |
| TCLK7 | | 116 | N16 | | | | | | |
| TCLK8 | | 110 | T16 | | | | | | |
| RD1/RDP1 | | 152 | B16 | RDn: Recei | ve Data | for Channel 1~8 | | | |
| RD2/RDP2 | | 146 | E14 | In Single Ra | il Mode, | the NRZ receive data is outp | out on these pins. Data is decoded according to AMI, | | |
| RD3/RDP3 | | 140 | F15 | | | | on RDn pin is selected by the RD_INV bit (RCF0, | | |
| RD4/RDP4 | | 134 | H14 | 07H). | | | , _ , | | |
| RD5/RDP5 | | 124 | K14 | , | | | | | |
| RD6/RDP6 | | 118 | M15 | CVn: Code | Violatio | n for Channel 1~8 | | | |
| RD7/RDP7 | | 112 | N14 | | | | red data streams will be reported by driving pin CVn | | |
| RD8/RDP8 | | 106 | P14 | | | | B line code violation can be indicated when the B8ZS/ | | |
| | Output | | | | | | selected, the bipolar violation can be indicated. | | |
| CV1/RDN1 | | 151 | C15 | | | | , , | | |
| CV2/RDN2 | | 145 | E13 | RDPn/RDN | n: Positi | ve/Negative Receive Data | for Channel 1~8 | | |
| CV3/RDN3 | | 139 | F14 | | | • | CDR), these pins output the NRZ data with the recov- | | |
| CV4/RDN4 |] | 132 | H13 | | | | e receipt of a positive pulse on RTIPn/RRINGn while | | |
| CV5/RDN5 | | 123 | K13 | | | | a negative pulse on RTIPn/RRINGn. The active level | | |
| CV6/RDN6 | | 117 | M14 | | | | (RCF0, 07H). When CDR is disabled, these pins | | |
| CV7/RDN7 | | 111 | N13 | | | | | | |
| CV8/RDN8 | | 105 | R15 | directly output the raw RZ sliced data. The output data on RDn and RDPn/RDNn is updated active edge of RCLKn. | | | | | |
| RCLK1 | | 153 | A16 | RCLKn: Receive Clock for Channel 1~8 | | | | | |
| RCLK2 | | 147 | D16 | | | | 2.048 MHz for E1 mode receive clock. Under LOS | | |
| RCLK3 | | 141 | F16 | | | | CLKn is derived from MCLK. | | |
| RCLK4 | Output | 135 | H15 | | | | | | |
| RCLK5 | Julput | 125 | K15 | In clock recovery mode, these pins provide the clock recovered from the signal received on RTIP RRINGn. The receive data (RDn in Single Rail Mode or RDPn/RDNn in Dual Rail Mode) is updated or | | | | | |
| RCLK6 |] | 119 | M16 | | | | lected by the RCLK_SEL bit (RCF0, 07H). | | |
| RCLK7 |] | 113 | P16 | | | | | | |
| RCLK7 | | 107 | T15 | If clock recovery is bypassed, RCLKn is the exclusive OR(XOR) output of the Dual Rail sliced data | | | | | |
| KOLNO | <u> </u> | 107 | 110 | RDPn and RDNn. This signal can be used in the applications with external clock recovery circuitry. | | | | | |

Notes:

^{1.} TCLKn missing: the state of TCLKn continues to be high level or low level over 70 clock cycles.

Table-1 Pin Description (Continued)

| Name | Type | Pin No. | | | Description | | | |
|--|--------|---------------------------------|--|--|--|--|--|--|
| | | PQFP208 | PBGA208 | | | | | |
| MCLK | Input | 17 | G1 | MCLK: Master Clock MCLK is an independent, free-running reference clock. It is a single reference for all operation modes and provides selectable1.544 MHz or 37.056 MHz for T1/J1 operating mode while 2.048 MHz or 49.152 MHz for E1 operating mode. The reference clock is used to generate several internal reference signals: Timing reference for the integrated clock recovery unit. Timing reference for the integrated digital jitter attenuator. Timing reference for microcontroller interface. Generation of RCLKn signal during a loss of signal condition. Reference clock during Transmit All Ones (TAO) and all zeros condition. When sending PRBS/QRSS or Inband Loopback code, either MCLK or TCLKn can be selected as the reference clock. Reference clock for ATAO and AIS. The loss of MCLK will turn all the eight TTIP/TRING into high impedance status. | | | | |
| MCLKS | Input | 56 | R6 | | 2k Select 1.544 MHz (T1/J1) is selected as the MCLK, this pin should be connected 152 MHz (E1) or 37.056 MHz (T1/J1) is selected as the MCLK, this pin should be connected as the MCLK, this pin should be connected as the MCLK. | | | |
| LOS1 LOS2 LOS3 LOS4 LOS5 LOS6 LOS7 LOS8 | Output | 1 3 4 5 6 7 8 | C2 C3 D1 D2 D3 E1 E2 E3 | LOSn: Loss of Signal Output for Channel 1~8 These pins are used to indicate the loss of received signals. When LOSn pin becomes high, it indicate the loss of received signals in channel n. The LOSn pin will become low automatically when vereceived signal is detected again. The criteria of loss of signal are described in 3.5 LOS AND DETECTION. | | | | |
| LUSO | | 9 | E3 | Control Interface | | | | |
| P/S | Input | 14 | G4 | | al Control Interface Select | | | |
| | | | | P/S High Low The serial microcontrol | Control Interface Parallel Microcontroller Interface Serial Microcontroller Interface Diller interface consists of CS, SCLK, SDI, SDO and SCLKE pins. Parallel microsists of CS, A[7:0], D[7:0], DS/RD, R/W/WR pins. The device supports non-microsists of CS, A[7:0], D[7:0], DS/RD, R/W/WR pins. The device supports non-microsists of CS, A[7:0], D[7:0], DS/RD, R/W/WR pins. The device supports non-microsists of CS, A[7:0], D[7:0], D[7 | | | |
| | | | | P/S, INT/MO | Microcontroller Interface | | | |
| | | | | 10 | Motorola non-multiplexed | | | |
| | | | | 11 | Intel non-multiplexed | | | |
| INT/MOT | Input | 12 | F2 | INT/MOT: Intel or Motorola Microcontroller Interface Select In microcontroller mode, the parallel microcontroller interface is configured for Motor microcontrollers when this pin is low, or for Intel compatible microcontrollers when this | | | | |
| CS | Input | 45 | N1 | In serial and parallel microcontroller mode, this pin is asserted low by the microcontroller to enable microcontroller interface. For each read or write operation, this pin must be changed from high to low, and will remain low until the operation is over. | | | | |
| SCLK | Input | 46 | N2 | | | | | |

Table-1 Pin Description (Continued)

| Name | Type | Pin | No. | Description | |
|--|--------|--|--|--|--|
| | | PQFP208 | PBGA208 | | |
| DS/RD | Input | 47 | N3 | DS: Data Strobe In parallel Motorola microcontroller interface mode, signal on this pin is the data strobe of the paral interface. During a write operation (R/W =0), data on D[7:0] is sampled into the device. During a re operation (R/W =1), data is output to D[7:0] from the device. RD: Read Operation In parallel Intel microcontroller interface mode, this pin is asserted low by the microcontroller to initial | |
| | | | | a read cycle. Data is output to D[7:0] from the device during a read operation. | |
| SDI/R/W/WR | Input | 48 | P1 | SDI: Serial Data Input In serial microcontroller interface mode, data is input on this pin. Input data is sampled on the risi edges of SCLK. R/W: Read/Write Select | |
| | | | | In parallel Motorola microcontroller interface mode, this pin is low for write operation and high for reoperation. | |
| | | | | WR: Write Operation In parallel Intel microcontroller interface mode, this pin is asserted low by the microcontroller to initial a write cycle. Data on D[7:0] is sampled into the device during a write operation. | |
| SDO | Output | 49 | P2 | SDO: Serial Data Output In serial microcontroller interface mode, signal on this pin is the output data of the serial interface. C figuration and status data on pin SDO is clocked out of the device on the active edge of SCLK. | |
| ĪNT | Output | 50 | R1 | INT: Interrupt Request This pin outputs the general interrupt request for all interrupt sources. If INTM_GLB bit (GCF0, 40) is set to '1', all interrupt sources will be masked. And these interrupt sources also can be masked in vidually via registers (INTM0, 11H) and (INTM1, 12H). Interrupt status is reported via byte INT_(INTCH, 80H), registers (INTS0, 16H) and (INTS1, 17H). Output characteristics of this pin can be defined to be push-pull (active high or low) or be open-dractive low) by bits INT_PIN[1:0] (GCF0, 40H). | |
| D7 D6 D5 D4 D3 D2 D1 | 1/0 | 24 25 26 27 28 29 30 31 | H3 H2 J1 J2 J3 J4 K3 K2 | Dn: Data Bus 7~0 These pins function as a bi-directional data bus of the microcontroller interface. | |
| A7 A6 A5 A4 A3 A2 A1 A0 | Input | 37 38 39 40 41 42 43 | L1 L2 L3 L4 M4 M3 M2 | An: Address Bus 7~0 These pins function as an address bus of the microcontroller interface. | |
| RST | Input | 51 | P3 | RST: Hardware Reset The chip is reset if a low signal is applied on this pin for more than 100ns. All the drivers output are high impedance state, all the internal flip-flops are reset and all the registers are initialized to the default values. | |
| THZ | Input | 10 | E4 | THZ: Transmit Driver Enable This pin enables or disables all transmitter drivers on a global basis. A low level on this pin enables drivers while a high level turns all drivers into high impedance state. Note that functionality of intercircuits is not affected by signal on this pin. | |
| REF | Input | 59 | T1 | REF: Reference Resistor An external resistor (3 K Ω , 1%) is used to connect this pin to ground to provide a standard reference current for internal circuit. | |

Table-1 Pin Description (Continued)

| Name | Туре | Pin No. | | Description | | | |
|---|-----------------|----------------------------------|------------------------------|--|---|--|--|
| | | PQFP208 PBGA208 | | | · | | |
| SCLKE | Input | 11 | B1 | SCLKE: Serial Clock Edge Select Signal on this pin determines the active edge of SCLK to output SDO. The active clock edge is selected as shown below: | | | |
| | | | | SCLKE | SCLK | | |
| | | | | Low | Rising edge is the active edge | | |
| | | | | High | Falling edge is the active edge | | |
| | | | | JTAG Sign | nals | | |
| TRST | Input | 204 | A6 | TRST: JTAG Test Po | | | |
| | Pullup | | | This is the active low asynchronous reset to the JTAG Test Port. This pin has an internal pull-up resis tor. To ensure deterministic operation of the test logic, TMS should be held high while the signal applied to TRST changes from low to high. For normal signal processing, this pin should be connected to ground. | | | |
| TMS | Input | 205 | В6 | | | | |
| | Dullus | | | This pin is used to con has an internal pullup | ntrol the test logic state machine and is sampled on the rising edges of TCK.TN | | |
| TCK | Pullup Input | 208 | A10 | | | | |
| TOR | iliput | 200 | Aiv | TCK: JTAG Test Clock This pin is the input clock for JTAG. The data on TDI and TMS is clocked into the device on the rising edges of TCK while the data on TDO is clocked out of the device on the falling edges of TCK. When TCK is idle at a low level, all stored-state devices contained in the test logic will retain their state indefinitely. | | | |
| TDO | Output | 207 | B10 | TDO: JTAG Test Data Output This output pin is in high impedance state normally and is used for reading all the serial configuration and test data from the test logic. The data on TDO is clocked out of the device on the falling edges of TCK. | | | |
| TDI | Input | 206 | D13 | | ading instructions and data into the test logic and has an internal pullup resist | | |
| | Pullup | | | The data on TDI is clocked into the device on the rising edges of TCK. Power Supplies and Grounds | | | |
| VDDIO | _ | 22, 33 | G9, G10 | 3.3V I/O Power Supp | | | |
| VDDIO | | 103, 128 158 | H1, K1 K16 | 3.3V I/O I OWEI OUP | ory | | |
| GNDIO | - | 20, 35 104, 130 157 | H4, J9 J10, J13, K4 | I/O Ground | | | |
| VDDT1 VDDT2 VDDT3 | - | 161, 162 179, 180 181, 182 | A14, B14 A9, B9 C9, D9 | 3.3V Power Supply | for Transmitter Driver | | |
| VDDT4 VDDT5 | | 199, 200 61, 62 | A4, B4 R4, T4 | | | | |
| VDDT6 | | 79, 80 | N9, P9 | | | | |
| VDDT7 | | 81, 82 | R9, T9 | | | | |
| VDDT8 | | 99, 100 | R14, T14 | | | | |
| GNDT1 GNDT2 | - | 165, 166 175, 176 | A12, B12 A7, B7 | Analog Ground for | Iransmitter Driver | | |
| GNDT3 175, 176 A7, B7 GNDT3 185, 186 C7, D7 | | | | | | | |
| GNDT4 | | 195,196 | A2, B2 | | | | |
| GNDT5 | | 65, 66 | R2, T2 | T2 | | | |
| GNDT6 | | 75, 76 | N7, P7 | | | | |
| GNDT7 | | 85, 86 | R7, T7 | | | | |
| GNDT8 | | 95, 96 | R12, T12 | | | | |
| VDDA | - | 60, 201 | C1, T10 | 3.3V Analog Core P | ower Supply | | |

Table-1 Pin Description (Continued)

| Name | Туре | pe Pin No. | | Description |
|---|------|--|--|--|
| | | PQFP208 | PBGA208 | |
| GNDA | - | 57, 203 | A1, T6 G7, H7 H8, J7 J8, K7 K8, K9 K10 | Core Analog Ground |
| VDDD | - | 15, 133 | F1, H16 | 3.3V Digital Core Power Supply |
| GNDD | - | 19, 131 | F4, G13 | Core Digital Ground |
| VDDR1 VDDR2 VDDR3 VDDR4 VDDR5 VDDR6 VDDR7 VDDR8 GNDR1 GNDR2 GNDR3 GNDR4 GNDR5 GNDR5 GNDR6 GNDR7 GNDR6 | - | 170 171 190 191 70 71 90 91 167 174 187 194 67 74 87 94 | D10 C10 D4 C4 P4 N4 P10 N10 D12 C12 D6 C6 P6 N6 P12 N12 | 3.3V Power Supply for Receiver Analog Ground for Receiver |
| GPIO0 GPIO1 | I/O | 54 53 | G2 G3 | GPIO: General Purpose IO |
| | | 1 | 1 | Others |
| IC | - | 34 58 | R10 L13 | IC: Internal Connection Internal Use. These pins should be left open when in normal operation. |
| IC | - | 55 13 | P13 F3 | IC: Internal Connection Internal Use. These pins should be connected to ground when in normal operation. |
| NC | - | 2, 16 18, 21 23, 32 36, 52 101, 102 159,160 202 | C13, G8, H9,H10 | NC: No Connection |

3 FUNCTIONAL DESCRIPTION

3.1 T1/E1/J1 MODE SELECTION

The IDT82V2048E can be used as an eight-channel E1 LIU or an eight-channel T1/J1 LIU. In E1 application, the T1E1 bit (**GCF0, 40H**) should be set to '0'. In T1/J1 application, the T1E1 bit should be set to '1'.

3.2 TRANSMIT PATH

The transmit path of each channel of the IDT82V2048E consists of an Encoder, an optional Jitter Attenuator, a Waveform Shaper, a Line Driver and a Programmable Transmit Termination.

3.2.1 TRANSMIT PATH SYSTEM INTERFACE

The transmit path system interface consists of TCLKn pin, TDn/TDPn pin and TDNn pin. In E1 mode, the TCLKn is a 2.048 MHz clock. In T1/J1 mode, the TCLKn is a 1.544 MHz clock. If the TCLKn is missing for more than 70 MCLK cycles, an interrupt will be generated if it is not masked.

Transmit data is sampled on the TDn/TDPn and TDNn pins by the active edge of TCLKn. The active edge of TCLKn can be selected by the TCLK_SEL bit (TCF0, 02H...). And the active level of the data on TDn/TDPn and TDNn can be selected by the TD_INV bit (TCF0, 02H...).

The transmit data from the system side can be provided in two different ways: Single Rail and Dual Rail. In Single Rail mode, only TDn pin is used for transmitting data and the T_MD[1] bit (**TCF0, 02H...**) should be set to '0'. In Dual Rail Mode, both TDPn and TDNn pins are used for transmitting data, the T_MD[1] bit (**TCF0, 02H...**) should be set to '1'.

3.2.2 ENCODER

When T1/J1 mode is selected, in Single Rail mode, the Encoder can be selected to be a B8ZS encoder or an AMI encoder by setting T_MD[0] bit (TCF0, 02H...).

When E1 mode is selected, in Single Rail mode, the Encoder can be configured to be a HDB3 encoder or an AMI encoder by setting T_MD[0] bit (TCF0, 02H...).

In both T1/J1 mode and E1 mode, when Dual Rail mode is selected (bit T_MD[1] is '1'), the Encoder is by-passed. In the Dual Rail mode, a logic '1' on the TDPn pin and a logic '0' on the TDNn pin results in a negative pulse on the TTIPn/TRINGn; a logic '0' on TDPn pin and a logic '1' on TDNn pin results in a positive pulse on the TTIPn/TRINGn. If both TDPn and TDNn are logic '1' or logic '0', the TTIPn/TRINGn outputs a space (Refer to TDn/TDPn, TDNn Pin Description).

3.2.3 PULSE SHAPER

The IDT82V2048E provides two ways of manipulating the pulse shape before sending it. One is to use preset pulse templates; the other is to use user-programmable arbitrary waveform template.

3.2.3.1 Preset Pulse Templates

For E1 applications, the pulse shape is shown in Figure-4 according to the G.703 and the measuring diagram is shown in Figure-5. In internal impedance matching mode, if the cable impedance is $75\,\Omega$, the PULS[3:0] bits (**TCF1, 03H...**) should be set to '0000'; if the cable impedance is 120

 Ω , the PULS[3:0] bits (**TCF1, 03H...**) should be set to '0001'. In external impedance matching mode, for both E1/75 Ω and E1/120 Ω cable impedance, PULS[3:0] should be set to '0001'.




Figure-4 E1 Waveform Template Diagram




Figure-5 E1 Pulse Template Test Circuit

For T1 applications, the pulse shape is shown in Figure-6 according to the T1.102 and the measuring diagram is shown in Figure-7. This also meets the requirement of G.703, 2001. The cable length is divided into five grades, and there are five pulse templates used for each of the cable length. The pulse template is selected by PULS[3:0] bits (TCF1, 03H...).




Figure-6 DSX-1 Waveform Template




Figure-7 T1 Pulse Template Test Circuit

For J1 applications, the PULS[3:0] (**TCF1, 03H...**) should be set to '0111'. Table-10 lists these values.

3.2.3.2 User-Programmable Arbitrary Waveform

When the PULS[3:0] bits are set to '11xx', user-programmable arbitrary waveform generator mode can be used in the corresponding channel. This allows the transmitter performance to be tuned for a wide variety of line condition or special application.

Each pulse shape can extend up to 4 UIs (Unit Interval), addressed by UI[1:0] bits (TCF3, 05H...) and each UI is divided into 16 sub-phases, addressed by the SAMP[3:0] bits (TCF3, 05H...). The pulse amplitude of each phase is represented by a binary byte, within the range from +63 to -63, stored in WDAT[6:0] bits (TCF4, 06H...) in signed magnitude form. The most positive number +63 (D) represents the maximum positive amplitude of the transmit pulse while the most negative number -63 (D) represents the maximum negative amplitude of the transmit pulse. Therefore, up to 64 bytes are used. For each channel, a 64 bytes RAM is available.

There are eight standard templates which are stored in a local ROM. User can select one of them as reference and make some changes to get the desired waveform.

User can change the wave shape and the amplitude to get the desired pulse shape. In order to do this, firstly, users can choose a set of waveform value from the following eight tables, which is the most similar to the desired pulse shape. Table-2, Table-3, Table-4, Table-5, Table-6, Table-7, Table-8 and Table-9 list the sample data and scaling data of each of the eight templates. Then modify the corresponding sample data to get the desired transmit pulse shape.

Secondly, through the value of SCAL[5:0] bits increased or decreased by 1, the pulse amplitude can be scaled up or down at the percentage ratio against the standard pulse amplitude if needed. For different pulse shapes, the value of SCAL[5:0] bits and the scaling percentage ratio are different. The following eight tables list these values.

Do the followings step by step, the desired waveform can be programmed, based on the selected waveform template:

- (1). Select the UI by UI[1:0] bits (**TCF3, 05H...**)
- (2). Specify the sample address in the selected UI by SAMP [3:0] bits (TCF3, 05H...)
- (3).Write sample data to WDAT[6:0] bits (TCF4, 06H...). It contains the data to be stored in the RAM, addressed by the selected UI and the corresponding sample address.

- (4). Set the RW bit (**TCF3, 05H...**) to '0' to implement writing data to RAM, or to '1' to implement read data from RAM
- (5).Implement the Read from RAM/Write to RAM by setting the DONE bit (**TCF3, 05H...**)

Repeat the above steps until all the sample data are written to or read from the internal RAM.

(6).Write the scaling data to SCAL[5:0] bits (TCF2, 04H...) to scale the amplitude of the waveform based on the selected standard pulse amplitude

When more than one UI is used to compose the pulse template, the overlap of two consecutive pulses could make the pulse amplitude overflow (exceed the maximum limitation) if the pulse amplitude is not set properly. This overflow is captured by DAC_OV_IS bit (INTS1, 17H...), and, if enabled by the DAC_OV_IM bit (INTM1, 12H...), an interrupt will be generated.

The following tables give all the sample data based on the preset pulse templates in detail for reference. For preset pulse templates, scaling up/down against the pulse amplitude is not supported.

- 1. Table-2 Transmit Waveform Value For E1 75 Ω
- 2. Table-3 Transmit Waveform Value For E1 120 Ω
- 3.Table-4 Transmit Waveform Value For T1 0~133 ft
- 4. Table-5 Transmit Waveform Value For T1 133~266 ft
- 5.Table-6 Transmit Waveform Value For T1 266~399 ft
- 6. Table-7 Transmit Waveform Value For T1 399~533 ft
- 7.Table-8 Transmit Waveform Value For T1 533~655 ft
- 8.Table-9 Transmit Waveform Value For J1 0~655 ft

Table-2 Transmit Waveform Value For E1 75 Ω

| UI 1 | UI 2 | UI 3 | UI 4 |
|---------|--|---|---|
| 0000000 | 0000000 | 0000000 | 0000000 |
| 0000000 | 0000000 | 0000000 | 0000000 |
| 0000000 | 0000000 | 0000000 | 0000000 |
| 0001100 | 0000000 | 0000000 | 0000000 |
| 0110000 | 0000000 | 0000000 | 0000000 |
| 0110000 | 0000000 | 0000000 | 0000000 |
| 0110000 | 0000000 | 0000000 | 0000000 |
| 0110000 | 0000000 | 0000000 | 0000000 |
| 0110000 | 0000000 | 0000000 | 0000000 |
| 0110000 | 0000000 | 0000000 | 0000000 |
| 0110000 | 0000000 | 0000000 | 0000000 |
| 0110000 | 0000000 | 0000000 | 0000000 |
| 0000000 | 0000000 | 0000000 | 0000000 |
| 0000000 | 0000000 | 0000000 | 0000000 |
| 0000000 | 0000000 | 0000000 | 0000000 |
| 0000000 | 0000000 | 0000000 | 0000000 |
| | 0000000 0000000 0000000 0001100 0110000 0110000 0110000 0110000 0110000 0110000 0110000 0110000 000000 | 0000000 0000000 0000000 0000000 0000000 0000000 0001100 0000000 0110000 0000000 0110000 0000000 0110000 0000000 0110000 0000000 0110000 0000000 0110000 0000000 0110000 0000000 0110000 0000000 0110000 0000000 0110000 0000000 0000000 0000000 0000000 0000000 0000000 0000000 0000000 0000000 | 0000000 0000000 0000000 0000000 0000000 0000000 0000000 0000000 0000000 0001100 0000000 0000000 0110000 0000000 0000000 0110000 0000000 0000000 0110000 0000000 0000000 0110000 0000000 0000000 0110000 0000000 0000000 0110000 0000000 0000000 0110000 0000000 0000000 0110000 0000000 0000000 0110000 0000000 0000000 0000000 0000000 0000000 0000000 0000000 0000000 0000000 0000000 0000000 0000000 0000000 0000000 |

SCAL[5:0] = 100001 (default), One step change of this value of SCAL[5:0] results in 3% scaling up/down against the pulse amplitude.

Table-3 Transmit Waveform Value For E1 120 Ω

| Sample | UI 1 | UI 2 | UI 3 | UI 4 |
|--------|---------|--------------------|---------|---------|
| 1 | 0000000 | 0000000 | 0000000 | 0000000 |
| 2 | 0000000 | 0000000 | 0000000 | 0000000 |
| 3 | 0000000 | 0000000 | 0000000 | 0000000 |
| 4 | 0001111 | 0000000 | 0000000 | 0000000 |
| 5 | 0111100 | 0000000 | 0000000 | 0000000 |
| 6 | 0111100 | 0000000 | 0000000 | 0000000 |
| 7 | 0111100 | 0000000 | 0000000 | 0000000 |
| 8 | 0111100 | 0000000 | 0000000 | 0000000 |
| 9 | 0111100 | 0000000 | 0000000 | 0000000 |
| 10 | 0111100 | 0000000 | 0000000 | 0000000 |
| 11 | 0111100 | 0000000 | 0000000 | 0000000 |
| 12 | 0111100 | 0000000 | 0000000 | 0000000 |
| 13 | 0000000 | 0000000 | 0000000 | 0000000 |
| 14 | 0000000 | 0000000 | 0000000 | 0000000 |
| 15 | 0000000 | 0000000 | 0000000 | 0000000 |
| 16 | 0000000 | 0000000 | 0000000 | 0000000 |
| 15 | 0000000 | 0000000 0000000 | 0000000 | 000000 |

SCAL[5:0] = 100001 (default), One step change of this value of SCAL[5:0] results in 3% scaling up/down against the pulse amplitude.

Table-4 Transmit Waveform Value For T1 0~133 ft

| UI 1 | UI 2 | UI 3 | UI 4 |
|---------|---|---|---|
| 0010111 | 1000010 | 0000000 | 0000000 |
| 0100111 | 1000001 | 0000000 | 0000000 |
| 0100111 | 0000000 | 0000000 | 0000000 |
| 0100110 | 0000000 | 0000000 | 0000000 |
| 0100101 | 0000000 | 0000000 | 0000000 |
| 0100101 | 0000000 | 0000000 | 0000000 |
| 0100101 | 0000000 | 0000000 | 0000000 |
| 0100100 | 0000000 | 0000000 | 0000000 |
| 0100011 | 0000000 | 0000000 | 0000000 |
| 1001010 | 0000000 | 0000000 | 0000000 |
| 1001010 | 0000000 | 0000000 | 0000000 |
| 1001001 | 0000000 | 0000000 | 0000000 |
| 1000111 | 0000000 | 0000000 | 0000000 |
| 1000101 | 0000000 | 0000000 | 0000000 |
| 1000100 | 0000000 | 0000000 | 0000000 |
| 1000011 | 0000000 | 0000000 | 0000000 |
| | 0010111 0100111 0100111 0100110 0100101 010010 | 0010111 1000010 0100111 1000001 0100111 1000000 0100110 0000000 0100101 0000000 0100101 0000000 0100101 0000000 0100101 0000000 0100101 0000000 0100101 0000000 1001010 0000000 1001010 0000000 1001011 0000000 1000101 0000000 1000101 0000000 1000101 0000000 1000100 0000000 | 0010111 1000010 0000000 0100111 1000001 0000000 0100111 0000000 0000000 0100110 0000000 0000000 0100101 0000000 0000000 0100101 0000000 0000000 0100101 0000000 0000000 0100101 0000000 0000000 0100101 0000000 0000000 1001010 0000000 0000000 1001010 0000000 0000000 1001011 0000000 0000000 1000101 0000000 0000000 1000101 0000000 0000000 1000101 0000000 0000000 |

SCAL[5:0] = 110110¹ (default), One step change of this value of SCAL[5:0] results in 2% scaling up/down against the pulse amplitude.

Table-5 Transmit Waveform Value For T1 133~266 ft

| Sample | UI 1 | UI 2 | UI 3 | UI 4 | | |
|--------|-------------|---------|---------|---------|--|--|
| 1 | 0011011 | 1000011 | 0000000 | 0000000 | | |
| 2 | 0101110 | 1000010 | 0000000 | 0000000 | | |
| 3 | 0101100 | 1000001 | 0000000 | 0000000 | | |
| 4 | 0101010 | 0000000 | 0000000 | 0000000 | | |
| 5 | 0101001 | 0000000 | 0000000 | 0000000 | | |
| 6 | 0101000 | 0000000 | 0000000 | 0000000 | | |
| 7 | 0100111 | 0000000 | 0000000 | 0000000 | | |
| 8 | 0100110 | 0000000 | 0000000 | 0000000 | | |
| 9 | 0100101 | 0000000 | 0000000 | 0000000 | | |
| 10 | 1010000 | 0000000 | 0000000 | 0000000 | | |
| 11 | 1001111 | 0000000 | 0000000 | 0000000 | | |
| 12 | 1001101 | 0000000 | 0000000 | 0000000 | | |
| 13 | 1001010 | 0000000 | 0000000 | 0000000 | | |
| 14 | 1001000 | 0000000 | 0000000 | 0000000 | | |
| 15 | 1000110 | 0000000 | 0000000 | 0000000 | | |
| 16 | 1000100 | 0000000 | 0000000 | 0000000 | | |
| | See Table-4 | | | | | |

Table-6 Transmit Waveform Value For T1 266~399 ft

| Sample | UI 1 | UI 2 | UI 3 | UI 4 |
|-------------|---------|---------|---------|---------|
| 1 | 0011111 | 1000011 | 0000000 | 0000000 |
| 2 | 0110100 | 1000010 | 0000000 | 0000000 |
| 3 | 0101111 | 1000001 | 0000000 | 0000000 |
| 4 | 0101100 | 0000000 | 0000000 | 0000000 |
| 5 | 0101011 | 0000000 | 0000000 | 0000000 |
| 6 | 0101010 | 0000000 | 0000000 | 0000000 |
| 7 | 0101001 | 0000000 | 0000000 | 0000000 |
| 8 | 0101000 | 0000000 | 0000000 | 0000000 |
| 9 | 0100101 | 0000000 | 0000000 | 0000000 |
| 10 | 1010111 | 0000000 | 0000000 | 0000000 |
| 11 | 1010011 | 0000000 | 0000000 | 0000000 |
| 12 | 1010000 | 0000000 | 0000000 | 0000000 |
| 13 | 1001011 | 0000000 | 0000000 | 0000000 |
| 14 | 1001000 | 0000000 | 0000000 | 0000000 |
| 15 | 1000110 | 0000000 | 0000000 | 0000000 |
| 16 | 1000100 | 0000000 | 0000000 | 0000000 |
| See Table-4 | | | | |

^{1.} In T1 mode, when arbitrary pulse for short haul application is configured, users should write '110110' to SCAL[5:0] bits if no scaling is required.

Table-7 Transmit Waveform Value For T1 399~533 ft

| Sample | UI 1 | UI 2 | UI 3 | UI 4 |
|-------------|---------|---------|---------|---------|
| 1 | 0100000 | 1000011 | 0000000 | 0000000 |
| 2 | 0111011 | 1000010 | 0000000 | 0000000 |
| 3 | 0110101 | 1000001 | 0000000 | 0000000 |
| 4 | 0101111 | 0000000 | 0000000 | 0000000 |
| 5 | 0101110 | 0000000 | 0000000 | 0000000 |
| 6 | 0101101 | 0000000 | 0000000 | 0000000 |
| 7 | 0101100 | 0000000 | 0000000 | 0000000 |
| 8 | 0101010 | 0000000 | 0000000 | 0000000 |
| 9 | 0101000 | 0000000 | 0000000 | 0000000 |
| 10 | 1011000 | 0000000 | 0000000 | 0000000 |
| 11 | 1011000 | 0000000 | 0000000 | 0000000 |
| 12 | 1010011 | 0000000 | 0000000 | 0000000 |
| 13 | 1001100 | 0000000 | 0000000 | 0000000 |
| 14 | 1001000 | 0000000 | 0000000 | 0000000 |
| 15 | 1000110 | 0000000 | 0000000 | 0000000 |
| 16 | 1000100 | 0000000 | 0000000 | 0000000 |
| See Table-4 | | | | |

Table-8 Transmit Waveform Value For T1 533~655 ft

| Sample | UI 1 | UI 2 | UI 3 | UI 4 | |
|-------------|---------|---------|---------|---------|--|
| 1 | 0100000 | 1000011 | 0000000 | 0000000 | |
| 2 | 0111111 | 1000010 | 0000000 | 0000000 | |
| 3 | 0111000 | 1000001 | 0000000 | 0000000 | |
| 4 | 0110011 | 0000000 | 0000000 | 0000000 | |
| 5 | 0101111 | 0000000 | 0000000 | 0000000 | |
| 6 | 0101110 | 0000000 | 0000000 | 0000000 | |
| 7 | 0101101 | 0000000 | 0000000 | 0000000 | |
| 8 | 0101100 | 0000000 | 0000000 | 0000000 | |
| 9 | 0101001 | 0000000 | 0000000 | 0000000 | |
| 10 | 1011111 | 0000000 | 0000000 | 0000000 | |
| 11 | 1011110 | 0000000 | 0000000 | 0000000 | |
| 12 | 1010111 | 0000000 | 0000000 | 0000000 | |
| 13 | 1001111 | 0000000 | 0000000 | 0000000 | |
| 14 | 1001001 | 0000000 | 0000000 | 0000000 | |
| 15 | 1000111 | 0000000 | 0000000 | 0000000 | |
| 16 | 1000100 | 0000000 | 0000000 | 0000000 | |
| See Table-4 | | | | | |

Table-9 Transmit Waveform Value For J1 0~655 ft

| Sample | UI 1 | UI 2 | UI 3 | UI 4 | |
|--|---------|---------|---------|---------|--|
| 1 | 0010111 | 1000010 | 0000000 | 0000000 | |
| 2 | 0100111 | 1000001 | 0000000 | 0000000 | |
| 3 | 0100111 | 0000000 | 0000000 | 0000000 | |
| 4 | 0100110 | 0000000 | 0000000 | 0000000 | |
| 5 | 0100101 | 0000000 | 0000000 | 0000000 | |
| 6 | 0100101 | 0000000 | 0000000 | 0000000 | |
| 7 | 0100101 | 0000000 | 0000000 | 0000000 | |
| 8 | 0100100 | 0000000 | 0000000 | 0000000 | |
| 9 | 0100011 | 0000000 | 0000000 | 0000000 | |
| 10 | 1001010 | 0000000 | 0000000 | 0000000 | |
| 11 | 1001010 | 0000000 | 0000000 | 0000000 | |
| 12 | 1001001 | 0000000 | 0000000 | 0000000 | |
| 13 | 1000111 | 0000000 | 0000000 | 0000000 | |
| 14 | 1000101 | 0000000 | 0000000 | 0000000 | |
| 15 | 1000100 | 0000000 | 0000000 | 0000000 | |
| 16 | 1000011 | 0000000 | 0000000 | 0000000 | |
| SCAL[5:0] = 110110 (default), One step change of this value of SCAL[5:0] | | | | | |

results in 2% scaling up/down against the pulse amplitude.

3.2.4 TRANSMIT PATH LINE INTERFACE

The transmit line interface consists of TTIPn pin and TRINGn pin. The impedance matching can be realized by the internal impedance matching circuit or the external impedance matching circuit. If T_TERM[2] is set to '0', the internal impedance matching circuit will be selected. In this case, the T_TERM[1:0] bits (TERM, 1AH...) can be set to choose 75 Ω , 100 Ω , 110 Ω or 120 Ω internal impedance of TTIPn/TRINGn. If T_TERM[2] is set to '1', the internal impedance matching circuit will be disabled. In this case, the external impedance matching circuit will be used to realize the impedance matching. For T1/J1 mode, the external impedance matching circuit for the transmitter is not supported. Figure-9 shows the appropriate external components to connect with the cable for one channel. Table-10 is the list

of the recommended impedance matching for transmitter.

The TTIPn/TRINGn can be turned into high impedance globally by pulling THZ pin to high or individually by setting the THZ bit (**TCF1, 03H...**) to '1'. In this state, the internal transmit circuits are still active.

Besides, in the following cases, TTIPn/TRINGn will also become high medance:

- Loss of MCLK: all TTIPn/TRINGn pins become high impedance;
- Loss of TCLKn: corresponding TTIPn/TRINGn become HZ (exceptions: Remote Loopback; Transmit internal pattern by MCLK);
- Transmit path power down;
- After software reset; pin reset and power on.

Table-10 Impedance Matching for Transmitter

| Cable Configuration | Internal Termination | | E | xternal Termination | | |
|---------------------|----------------------|-----------|----------------|---------------------|-----------|----------------|
| | T_TERM[2:0] | PULS[3:0] | R _T | T_TERM[2:0] | PULS[3:0] | R _T |
| E1/75 Ω | 000 | 0000 | | 1XX | 0001 | 9.4 Ω |
| E1/120 Ω | 001 | 0001 | | | 0001 | 9.4 52 |
| T1/0~133 ft | | 0010 | 1 | | | |
| T1/133~266 ft | | 0011 | 0Ω | | | |
| T1/266~399 ft | 010 | 0100 | 0.77 | | | |
| T1/399~533 ft | | 0101 | | - | - | - |
| T1/533~655 ft | | 0110 | 1 | | | |
| J1/0~655 ft | 011 | 0111 | 1 | | | |

Note: The precision of the resistors should be better than $\pm 1\%$

3.2.5 TRANSMIT PATH POWER DOWN

The transmit path can be powered down individually by setting the T_OFF bit (**TCF0, 02H...**) to '1'. In this case, the TTIPn/TRINGn pins are turned into high impedance.

3.3 RECEIVE PATH

The receive path consists of Receive Internal Termination, Monitor Gain, Amplitude/Wave Shape Detector, Digital Tuning Controller, Adaptive Equalizer, Data Slicer, CDR (Clock and Data Recovery), Optional Jitter Attenuator, Decoder and LOS/AIS Detector. Refer to Figure-8.

3.3.1 RECEIVE INTERNAL TERMINATION

The impedance matching can be realized by the internal impedance matching circuit or the external impedance matching circuit. If R_TERM[2]

is set to '0', the internal impedance matching circuit will be selected. In this case, the R_TERM[1:0] bits (**TERM, 1AH...**) can be set to choose 75 Ω , 100 Ω , 110 Ω or 120 Ω internal impedance of RTIPn/RRINGn. If R_TERM[2] is set to '1', the internal impedance matching circuit will be disabled. In this case, the external impedance matching circuit will be used to realize the impedance matching.

Figure-9 shows the appropriate external components to connect with the cable for one channel. Table-11 is the list of the recommended impedance matching for receiver.





Figure-8 Receive Path Function Block Diagram

Table-11 Impedance Matching for Receiver

| Cable Configuration | Internal Termina | tion | External Terr | mination |
|---------------------|------------------|----------------|---------------|----------|
| | R_TERM[2:0] | R _R | R_TERM[2:0] | R_R |
| E1/75 Ω | 000 | 120 Ω | 1XX | 75 Ω |
| E1/120 Ω | 001 | | | 120 Ω |
| T1 | 010 | | | 100 Ω |
| J1 | 011 | | | 110 Ω |



Note: 1. Common decoupling capacitor

2. Cp 0-560 (pF)

3. D1 - D8, Motorola - MBR0540T1; International Rectifier - 11DQ04 or 10BQ060

Figure-9 Transmit/Receive Line Circuit

3.3.2 LINE MONITOR

In both T1/J1 and E1 short haul applications, the non-intrusive monitoring on channels located in other chips can be performed by tapping the monitored channel through a high impedance bridging circuit. Refer to Figure-10 and Figure-11.

After a high resistance bridging circuit, the signal arriving at the RTIPn/RRINGn is dramatically attenuated. To compensate this attenuation, the Monitor Gain can be used to boost the signal by 22 dB, 26 dB and 32 dB, selected by MG[1:0] bits (RCF2, 09H...). For normal operation, the Monitor Gain should be set to 0 dB.




Figure-10 Monitoring Receive Line in Another Chip




Figure-11 Monitor Transmit Line in Another Chip

3.3.3 ADAPTIVE EQUALIZER

The Adaptive Equalizer can be enabled to increase the receive sensitivity and to allow programming of the LOS level up to -24 dB. See section 3.5 LOS AND AIS DETECTION. It can be enabled or disabled by setting EQ_ON bit to '1' or '0' (**RCF1, 08H...**).

3.3.4 RECEIVE SENSITIVITY

The Receive Sensitivity for both E1 and T1/J1 is -10 dB. With the Adaptive Equalizer enabled, the receive sensitivity will be -20 dB.

3.3.5 DATA SLICER

The Data Slicer is used to generate a standard amplitude mark or a space according to the amplitude of the input signals. The threshold can be 40%, 50%, 60% or 70%, as selected by the SLICE[1:0] bits (**RCF2**, **09H...**). The output of the Data Slicer is forwarded to the CDR (Clock & Data Recovery) unit or to the RDPn/RDNn pins directly if the CDR is disabled.

3.3.6 CDR (Clock & Data Recovery)

The CDR is used to recover the clock from the received signals. The recovered clock tracks the jitter in the data output from the Data Slicer and keeps the phase relationship between data and clock during the absence of the incoming pulse. The CDR can also be by-passed in the Dual Rail mode. When CDR is by-passed, the data from the Data Slicer is output to the RDPn/RDNn pins directly.

3.3.7 DECODER

In T1/J1 applications, the R_MD[1:0] bits (**RCF0, 07H...**) is used to select the AMI decoder or B8ZS decoder. In E1 applications, the R_MD[1:0] bits (**RCF0, 07H...**) are used to select the AMI decoder or HDB3 decoder.

3.3.8 RECEIVE PATH SYSTEM INTERFACE

The receive path system interface consists of RCLKn pin, RDn/RDPn pin and RDNn pin. In E1 mode, the RCLKn outputs a recovered 2.048 MHz clock. In T1/J1 mode, the RCLKn outputs a recovered 1.544 MHz clock. The received data is updated on the RDn/RDPn and RDNn pins on the active edge of RCLKn. The active edge of RCLKn can be selected by the RCLK_SEL bit (RCF0, 07H...). And the active level of the data on RDn/RDPn and RDNn can also be selected by the RD_INV bit (RCF0, 07H...).

Single Rail or Dual Rail, as selected by R_MD bit [1] (RCF0, 07H...). In Single Rail mode, only RDn pin is used to output data and the RDNn/CVn pin is used to report the received errors. In Dual Rail Mode, both RDPn pin and RDNn pin are used for outputting data.

In the receive Dual Rail mode, the CDR unit can be by-passed by setting R_MD[1:0] to '11' (binary). In this situation, the output data from the Data Slicer will be output to the RDPn/RDNn pins directly, and the RCLKn outputs the exclusive OR (XOR) of the RDPn and RDNn.

3.3.9 RECEIVE PATH POWER DOWN

The receive path can be powered down individually by setting R_OFF bit (RCF0, 07H...) to '1'. In this case, the RCLKn, RDn/RDPn, RDPn and LOSn will be logic low.

3.3.10 G.772 NON-INTRUSIVE MONITORING

In applications using only seven channels, channel 1 can be configured to monitor the data received or transmitted in any one of the remaining channels. The MON[3:0] bits (**GCF1**, **60H**) determine which channel and which direction (transmit/receive) will be monitored. The monitoring is non-intrusive per ITU-T G.772. Figure-12 illustrates the concept.

The monitored line signal (transmit or receive) goes through Channel 1's Clock and Data Recovery. The signal can be observed digitally at the RCLK1, RD1/RDP1 and RDN1. If Channel 1 is configured to Remote Loopback while in the Monitoring mode, the monitored data will be output on TTIP1/TRING1.




Figure-12 G.772 Monitoring Diagram

3.4 JITTER ATTENUATOR

There is one Jitter Attenuator in each channel of the LIU. The Jitter Attenuator can be deployed in the transmit path or the receive path, and can also be disabled. This is selected by the JACF[1:0] bits (JACF, 01H...).

3.4.1 JITTER ATTENUATION FUNCTION DESCRIPTION

The Jitter Attenuator is composed of a FIFO and a DPLL, as shown in Figure-13. The FIFO is used as a pool to buffer the jittered input data, then the data is clocked out of the FIFO by a de-jittered clock. The depth of the FIFO can be 32 bits, 64 bits or 128 bits, as selected by the JADP[1:0] bits (JACF, 01H...). Consequently, the constant delay of the Jitter Attenuator will be 16 bits, 32 bits or 64 bits. Deeper FIFO can tolerate larger jitter, but at the expense of increasing data latency time.




Figure-13 Jitter Attenuator

In E1 applications, the Corner Frequency of the DPLL can be 0.9 Hz or 6.8 Hz, as selected by the JABW bit (JACF, 01H...). In T1/J1 applications, the Corner Frequency of the DPLL can be 1.25 Hz or 5.00 Hz, as selected by the JABW bit (JACF, 01H...). The lower the Corner Frequency is, the longer time is needed to achieve synchronization.

When the incoming data moves faster than the outgoing data, the FIFO will overflow. This overflow is captured by the JAOV_IS bit (INTS1, 17H...). If the incoming data moves slower than the outgoing data, the FIFO will underflow. This underflow is captured by the JAUD_IS bit (INTS1, 17H...). For some applications that are sensitive to data corruption, the JA limit mode can be enabled by setting JA_LIMIT bit (JACF, 01H...) to '1'. In the JA limit mode, the speed of the outgoing data will be adjusted automatically when the FIFO is close to its full or emptiness. The criteria of starting speed adjustment are shown in Table-12. The JA limit mode can reduce the possibility of FIFO overflow and underflow, but the quality of jitter attenuation is deteriorated.

3.4.2 JITTER ATTENUATOR PERFORMANCE

The performance of the Jitter Attenuator in the IDT82V2048E meets the ITU-T1.431, G.703, G.736-739, G.823, G.824, ETSI 300011, ETSI TBR12/13, AT&T TR62411 specifications. Details of the Jitter Attenuator performance is shown in Table-65 Jitter Tolerance and Table-66 Jitter Attenuator Characteristics.

Table-12 Criteria of Starting Speed Adjustment

| FIFO Depth | Criteria for Adjusting Data Outgoing Speed |
|------------|--|
| 32 Bits | 2 bits close to its full or emptiness |
| 64 Bits | 3 bits close to its full or emptiness |
| 128 Bits | 4 bits close to its full or emptiness |

3.5 LOS AND AIS DETECTION

3.5.1 LOS DETECTION

The Loss of Signal Detector monitors the amplitude of the incoming signal level and pulse density of the received signal on RTIPn and RRINGn.

LOS declare (LOS=1)

A LOS is detected when the incoming signal has "no transitions", i.e., when the signal level is less than Q dB below nominal for N consecutive pulse intervals. Here N is defined by LAC bit (MAINTO, 0AH...). LOS will be declared by pulling LOSn pin to high (LOS=1) and LOS interrupt will be generated if it is not masked.

LOS clear (LOS=0)

The LOS is cleared when the incoming signal has "transitions", i.e., when the signal level is greater than P dB below nominal and has an average pulse density of at least 12.5% for M consecutive pulse intervals, starting with the receipt of a pulse. Here M is defined by LAC bit (MAINTO, OAH...). LOS status is cleared by pulling LOSn pin to low.




Figure-14 LOS Declare and Clear

· LOS detect level threshold

With the Adaptive Equalizer off, the amplitude threshold Q is fixed on 800 mVpp, while P=Q+200 mVpp (200 mVpp is the LOS level detect hysteresis).

With the Adaptive Equalizer on, the value of Q can be selected by LOS[4:0] bit (**RCF1, 08H...**), while P=Q+4 dB (4 dB is the LOS level detect hysteresis). Refer to Table 34, "RCF1: Receiver Configuration Register 1," on page 43 for LOS[4:0] bit (**RCF1, 08H...**) values available.

· Criteria for declare and clear of a LOS detect

The detection supports the ANSI T1.231 and I.431 for T1/J1 mode and G.775 and ETSI 300233/I.431 for E1 mode. The criteria can be selected by LAC bit (MAINTO, 0AH...) and T1E1 bit (GCF0, 40H).

Table-13 and Table-14 summarize LOS declare and clear criteria for both with and without the Adaptive Equalizer enabled.

· All Ones output during LOS

On the system side, the RDPn/RDNn will reflect the input pulse "transition" at the RTIPn/RRINGn side and output recovery clock (but the quality of the output clock can not be guaranteed when the input level is lower than the maximum receive sensitivity) when AISE bit (MAINTO, 0AH...) is 0; or output All Ones as AIS when AISE bit (MAINTO, 0AH...) is 1. In this case RCLKn output is replaced by MCLK.

On the line side, the TTIPn/TRINGn will output All Ones as AIS when ATAO bit (MAINTO, 0AH...) is 1. The All Ones pattern uses MCLK as the reference clock.

LOS indicator is always active for all kinds of loopback modes.

| Cont | rol bit | LOS declare threshold | LOS clear threshold |
|---------|--------------|---------------------------------|---|
| T1E1 | LAC | | |
| 1=T1/J1 | 0=T1.231 | Level < 800 mVpp N=175 bits | Level > 1 Vpp M=128 bits 12.5% mark density <100 consecutive zeroes |
| 1-11/31 | 1=1.431 | Level < 800 mVpp N=1544 bits | Level > 1 Vpp M=128 bits 12.5% mark density <100 consecutive zeroes |
| 0=E1 | 0=G.775 | Level < 800 mVpp N=32 bits | Level > 1 Vpp M=32 bits 12.5% mark density <16 consecutive zeroes |
| U-E1 | 1=I.431/ETSI | Level < 800 mVpp N=2048 bits | Level > 1 Vpp M=32 bits 12.5% mark density <16 consecutive zeroes |