

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









LOW SKEW, 1-TO-2 LVCMOS / LVTTL FANOUT BUFFER W/ COMPLEMENTARY OUTPUT

ICS8302-01

GENERAL DESCRIPTION




The ICS8302-01 is a low skew, 1-to-2 LVCMOS/LVTTL Fanout Buffer w/Complementary Output and a member of the HiPerClockS™ family of High Performance Clock Solutions from ICS. The ICS8302-01 has a single ended

clock input. The single ended clock input accepts LVCMOS or LVTTL input levels. The ICS8302-01 is characterized at full 3.3V for input $V_{\text{DD}},$ and mixed 3.3V and 2.5V for output operating supply modes $(V_{\text{DDO}}).$ Guaranteed output and part-to-part skew characteristics make the ICS8302-01 ideal for clock distribution applications demanding well defined performance and repeatability.


FEATURES

- · Complementary LVCMOS / LVTTL output
- LVCMOS / LVTTL clock input accepts LVCMOS or LVTTL input levels
- Maximum output frequency: 250MHz
- · Output skew: 165ps (maximum)
- Part-to-part skew: 800ps (maximum)
- · Small 8 lead SOIC package saves board space
- Full 3.3V or 3.3V core, 2.5V supply modes
- 0°C to 70°C ambient operating temperature
- · Industrial temperature information available upon request

BLOCK DIAGRAM



PIN ASSIGNMENT



ICS8302-01 8-Lead SOIC

3.8mm x 4.8mm, x 1.47mm package body **M Package** Top View

LOW SKEW, 1-TO-2 LVCMOS / LVTTL FANOUT BUFFER W/ COMPLEMENTARY OUTPUT

TABLE 1. PIN DESCRIPTIONS

Number	Name	Туре		Description
1, 6	$V_{\scriptscriptstyle DDO}$	Power		Output supply pins.
2	$V_{_{\mathrm{DD}}}$	Power		Core supply pin.
3	CLK	Input	Pulldown	LVCMOS / LVTTL clock input.
4,7	GND	Power		Power supply ground.
5	nQ	Output		Complementary clock output. LVCMOS / LVTTL interface levels.
8	Q	Output		Clock output. LVCMOS / LVTTL interface levels.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance				4	рF
	Power Dissipation Capacitance	V_{DD} , $V_{DDO} = 3.465V$		22		pF
C _{PD}	(per output)	$V_{DD} = 3.465V, V_{DDO} = 2.625V$		16		рF
R _{PULLUP}	Input Pullup Resistor			51		ΚΩ
R _{PULLDOWN}	Input Pulldown Resistor			51		ΚΩ
R _{OUT}	Output Impedance			7		Ω

LOW SKEW, 1-TO-2 LVCMOS / LVTTL FANOUT BUFFER W/ COMPLEMENTARY OUTPUT

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V_{DD} 4.6V

Inputs, V_{I} -0.5V to V_{DD} + 0.5 V

Outputs, V_{O} -0.5V to $V_{DDO} + 0.5V$

Package Thermal Impedance, θ_{IA} 112.7°C/W (0 Ifpm)

Storage Temperature, T_{STG} -65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 3A. Power Supply DC Characteristics, $V_{DD} = V_{DDO} = 3.3V \pm 5\%$, Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{DD}	Core Supply Voltage		3.135	3.3	3.465	٧
V_{DDO}	Output Power Supply Voltage		3.135	3.3	3.465	٧
I _{DD}	Power Supply Current				13	mA
I _{DDO}	Output Supply Current				4	mA

Table 3B. LVCMOS / LVTTL DC Characteristics, $V_{DD} = V_{DDO} = 3.3V \pm 5\%$, Ta = 0°C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V _{IH}	Input High Voltage			2		$V_{DD} + 0.3$	٧
V _{IL}	Input Low Voltage			-0.3		1.3	V
I _{IH}	Input High Current	CLK	$V_{DD} = V_{IN} = 3.465V$			150	μΑ
I _{IL}	Input Low Current	CLK	$V_{DD} = 3.465V, V_{IN} = 0V$	-5			μΑ
V	Outrot History		50Ω to $V_{DDO}/2$	2.6			V
V _{OH} Output High Voltage		,	$I_{OH} = -100\mu A$	2.9			٧
V Output Law Valtage		50Ω to $V_{DDO}/2$			0.5	V	
V _{OL}	Output Low Voltage		$I_{OL} = 100 \mu A$			0.2	V

Table 4A. AC Characteristics, $V_{DD} = V_{DDO} = 3.3V \pm 5\%$, Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{MAX}	Output Frequency				250	MHz
tp _{LH}	Propagation Delay, Low-to-High; NOTE 1		1.8	2.18	2.7	ns
tsk(o)	Output Skew; NOTE 2, 4			50	165	ps
tsk(pp)	Part-to-Part Skew; NOTE 3, 4				800	ps
t _R / t _F	Output Rise/Fall Time	20% to 80%	300		800	ps
ada	Output Duty Cycle	<i>f</i> ≤ 133MHz	45		55	%
odc	Output Duty Cycle	133MHz < <i>f</i> ≤ 250MHz	40		60	%

NOTE 1: Measured from $V_{\mbox{\tiny DD}}\!/2$ of the input to $V_{\mbox{\tiny DDO}}\!/2$ of the output.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at V_{DDO}/2.

NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at $V_{\text{DDO}}/2$.

NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.

Table 3C. Power Supply DC Characteristics, $V_{DD} = 3.3V \pm 5\%$, $V_{DDO} = 2.5V \pm 5\%$, $TA = 0^{\circ}C$ to $70^{\circ}C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{DD}	Positive Supply Voltage		3.135	3.3	3.465	٧
V_{DDO}	Output Supply Voltage		2.375	2.5	2.625	V
I _{DD}	Power Supply Current				13	mA
I _{DDO}	Output Supply Current				4	mA

Table 3D. LVCMOS / LVTTL DC Characteristics, $V_{DD} = 3.3V \pm 5\%$, $V_{DDO} = 2.5V \pm 5\%$, Ta = 0°C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V _{IH}	Input High Voltage			2		$V_{DD} + 0.3$	V
V _{IL}	Input Low Voltage			-0.3		1.3	V
I _{IH}	Input High Current	CLK	$V_{DD} = V_{IN} = 3.465V$			150	μΑ
I	Input Low Current	CLK	$V_{DD} = 3.465V, V_{IN} = 0V$	-5			μΑ
V	/ _{он} Output High Voltage		50Ω to V _{DDO} /2	1.8			V
V _{OH}			$I_{OH} = -100 \mu A$	2.2			V
V	V _{OL} Output Low Voltage		50Ω to V _{DDO} /2			0.5	V
V _{OL}			$I_{OL} = 100 \mu A$			0.2	٧

Table 4B. AC Characteristics, $V_{DD} = 3.3V \pm 5\%$, $V_{DDO} = 2.5V \pm 5\%$, Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{MAX}	Output Frequency				250	MHz
tp _{LH}	Propagation Delay, Low-to-High; NOTE 1		1.9		2.9	ns
tsk(o)	Output Skew; NOTE 2, 4				250	ps
tsk(pp)	Part-to-Part Skew; NOTE 3, 4				900	ps
t _R / t _F	Output Rise/Fall Time	20% to 80%	250		650	ps
odc	Output Duty Cyclo	<i>f</i> ≤ 133MHz	45		55	%
ouc	Output Duty Cycle	133MHz < <i>f</i> ≤ 250MHz	40		60	%


NOTE 1: Measured from $V_{DD}/2$ of the input to $V_{DDO}/2$ of the output. NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.


Measured at $V_{DDO}/2$.

NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured


NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.

PARAMETER MEASUREMENT INFORMATION







3.3V OUTPUT LOAD AC TEST CIRCUIT




3.3V/2.5V OUTPUT LOAD AC TEST CIRCUIT




PROPAGATION DELAY



OUTPUT SKEW



PART-TO-PART SKEW



odc & t_{Period}

OUTPUT RISE/FALL TIME

RELIABILITY INFORMATION

Table 5. $\theta_{\text{JA}} \text{vs. A} \text{ir Flow Table}$

$\boldsymbol{\theta}_{\text{JA}}$ by Velocity (Linear Feet per Minute)


	0	200	500
Single-Layer PCB, JEDEC Standard Test Boards	153.3°C/W	128.5°C/W	115.5°C/W
Multi-Layer PCB, JEDEC Standard Test Boards	112.7°C/W	103.3°C/W	97.1°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

TRANSISTOR COUNT

The transistor count for ICS8302-01 is: 322

PACKAGE OUTLINE - SUFFIX M



.10 (.004)

TABLE 6. PACKAGE DIMENSIONS

SYMBOL	Millin	neters
STWBOL	MINIMUN	MAXIMUM
N	8	3
Α	1.35	1.75
A1	0.10	0.25
В	0.33	0.51
С	0.19	0.25
D	4.80	5.00
E	3.80	4.00
е	1.27 [BASIC
Н	5.80	6.20
h	0.25	0.50
L	0.40	1.27
α	0°	8°

Reference Document: JEDEC Publication 95, MS-012

TABLE 7. ORDERING INFORMATION

Part/Order Number	Marking	Package	Count	Temperature
ICS8302AM-01	8302A01	8 lead SOIC	96 per tube	0°C to 70°C
ICS8302AM-01T	8302A01	8 lead SOIC on Tape and Reel	2500	0°C to 70°C

While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.

Innovate with IDT and accelerate your future networks. Contact:

www.IDT.com

For Sales

800-345-7015 408-284-8200 Fax: 408-284-2775

For Tech Support

clockhelp@idt.com 408-284-8200

Corporate Headquarters

Integrated Device Technology, Inc. 6024 Silver Creek Valley Road San Jose, CA 95138 United States 800 345 7015 +408 284 8200 (outside U.S.)

Asia Pacific and Japan

Integrated Device Technology Singapore (1997) Pte. Ltd. Reg. No. 199707558G 435 Orchard Road #20-03 Wisma Atria Singapore 238877 +65 6 887 5505

Europe

IDT Europe, Limited Prime House Barnett Wood Lane Leatherhead, Surrey United Kingdom KT22 7DE +44 1372 363 339

