

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China










GENERAL DESCRIPTION

The 8302 is a low skew, 1-to-2 LVCMOS/LVTTL Fanout Buffer. The 8302 has a single ended clock input. The single endedclock input accepts LVCMOS or LVTTL input levels. The 8302 features a pair of LVCMOS/LVTTL outputs. The 8302 is characterized at full 3.3V for input $V_{\rm DD}$, and mixed 3.3V and 2.5V for output operating supply modes ($V_{\rm DDO}$). Guaranteed output and part-to-part skew characteristics make the 8302 ideal for clock distribution applications demanding well defined performance and repeatibility.


FEATURES

- 2 LVCMOS / LVTTL outputs
- LVCMOS / LVTTL clock input accepts LVCMOS or LVTTL input levels
- Maximum output frequency: 200MHz
- Output skew: 25ps (typical)
- Part-to-part skew: 250ps (typical)
- Small 8 lead SOIC package saves board space
- Full 3.3V or 3.3V core, 2.5V supply modes
- 0°C to 70°C ambient operating temperature
- · Lead-Free package fully RoHS compliant

BLOCK DIAGRAM



PIN ASSIGNMENT



8302 8-Lead SOIC 3.8mm x 4.8mm, x 1.47mm package body **M Package** Top View



TABLE 1. PIN DESCRIPTIONS

Number	Name	Туре		Description
1, 6	$V_{\scriptscriptstyle DDO}$	Power		Output supply pins.
2	$V_{_{\mathrm{DD}}}$	Power		Core supply pin.
3	CLK	Input	Pulldown	LVCMOS / LVTTL clock input.
4,7	GND	Power		Power supply ground.
5	Q1	Output		Single clock output. LVCMOS / LVTTL interface levels.
8	Q0	Output		Single clock output. LVCMOS / LVTTL interface levels.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance			4		pF
C _{PD}	Power Dissipation Capacitance	$V_{DD}, V_{DDO} = 3.465V$		22		pF
	(per output)	$V_{DD} = 3.465V, V_{DDO} = 2.625V$		16		pF
R _{PULLDOWN}	Input Pulldown Resistor			51		kΩ
R _{OUT}	Output Impedance		5	7	12	Ω



ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V_{DD} 4.6V

Inputs, V, -0.5V to $V_{\rm DD}$ + 0.5 V

Outputs, Vo -0.5V to $V_{DDO} + 0.5V$

Package Thermal Impedance, θ_{JA} 112.7°C/W (0 lfpm)

-65°C to 150°C Storage Temperature, T_{STG}

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the DC Characteristics or AC Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 3A. Power Supply DC Characteristics, $V_{DD} = V_{DDO} = 3.3V \pm 5\%$, Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V_{DD}	Core Supply Voltage		3.135	3.3	3.465	V
V_{DDO}	Output Power Supply Voltage		3.135	3.3	3.465	V
I _{DD}	Power Supply Current				13	mA
I _{DDO}	Output Supply Current				4	mA

Table 3B. LVCMOS / LVTTL DC Characteristics, $V_{DD} = V_{DDO} = 3.3V \pm 5\%$, Ta = 0°C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V _{IH}	Input High Voltage			2		V _{DD} + 0.3	V
V _{IL}	Input Low Voltage			-0.3		0.8	V
I _{IH}	Input High Current	CLK	$V_{DD} = V_{IN} = 3.465V$			150	μA
I	Input Low Current	CLK	$V_{DD} = 3.465V, V_{IN} = 0V$	-5			μΑ
V	Output High Voltage		50Ω to $V_{DDO}/2$	2.6			V
V _{OH}			I _{OH} = -100μA	2.9			V
V	Output Low Voltage		50Ω to $V_{DDO}/2$			0.5	V
V _{OL}			I _{OL} = 100μA			0.2	V

Table 4A. AC Characteristics, $V_{DD} = V_{DDO} = 3.3V \pm 5\%$, Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{MAX}	Output Frequency				200	MHz
tp _{LH}	Propagation Delay, Low-to-High; NOTE 1	<i>f</i> ≤ 200MHz	1.9	2.35	2.8	ns
tsk(o)	Output Skew; NOTE 2, 4			25	85	ps
tsk(pp)	Part-to-Part Skew; NOTE 3, 4			250	800	ps
t _R	Output Rise Time	20% to 80%	300		800	ps
t _F	Output Fall Time	20% to 80%	300		800	ps
odo	Output Duty Cycle	<i>f</i> ≤ 133MHz	45		55	%
odc	Output Duty Cycle	133MHz < <i>f</i> ≤ 200MHz	40		60	%

Parameters measured at $\rm f_{MAX}$ unless otherwise noted. NOTE 1: Measured from $\rm V_{DD}/2$ of the input to $\rm V_{DDO}/2$ of the output.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at V_{DDO}/2.

NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at V_{nnc}/2.

NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.



Table 3C. Power Supply DC Characteristics, $V_{DD} = 3.3V \pm 5\%$, $V_{DDO} = 2.5V \pm 5\%$, $T_A = 0^{\circ}C$ to $70^{\circ}C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{DD}	Core Supply Voltage		3.135	3.3	3.465	V
V_{DDO}	Output Supply Voltage		2.375	2.5	2.625	V
I _{DD}	Power Supply Current				13	mA
I _{DDO}	Output Supply Current				4	mA

Table 3D. LVCMOS / LVTTL DC Characteristics, $V_{DD} = 3.3V \pm 5\%$, $V_{DDO} = 2.5V \pm 5\%$, TA = 0°C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V _{IH}	Input High Voltage			2		V _{DD} + 0.3	V
V _{IL}	Input Low Voltage			-0.3		0.8	V
I _{IH}	Input High Current	CLK	$V_{DD} = V_{IN} = 3.465V$			150	μΑ
I	Input Low Current	CLK	$V_{DD} = 3.465V, V_{IN} = 0V$	-5			μΑ
V	Output High Voltage		50Ω to $V_{DDO}/2$	1.8			V
V _{OH}	Output High Voltage		I _{OH} = -100μA	2.2			V
\/	Output Low Voltage		50Ω to $V_{DDO}/2$			0.5	V
V _{OL}			I _{OL} = 100μA			0.2	V

Table 4B. AC Characteristics, $V_{DD} = 3.3V \pm 5\%$, $V_{DDO} = 2.5V \pm 5\%$, Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{MAX}	Output Frequency				200	MHz
tp _{LH}	Propagation Delay, Low-to-High; NOTE 1	<i>f</i> ≤ 200MHz	2.3		3.3	ns
tsk(o)	Output Skew; NOTE 2, 4				85	ps
tsk(pp)	Part-to-Part Skew; NOTE 3, 4			250	800	ps
t _R	Output Rise Time	20% to 80%	250		650	ps
t _F	Output Fall Time	20% to 80%	250		650	ps
odc	Output Duty Cyclo	<i>f</i> ≤ 133MHz	45		55	%
	Output Duty Cycle	133MHz < <i>f</i> ≤ 200MHz	40		60	%

Parameters measured at f_{MAX} unless otherwise noted. NOTE 1: Measured from $V_{DD}/2$ of the input to $V_{DDO}/2$ of the output.


NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.


Measured at $V_{\text{DDO}}/2$. NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at $V_{DDO}/2$.

NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.




PARAMETER MEASUREMENT INFORMATION






3.3V OUTPUT LOAD AC TEST CIRCUIT









PART-TO-PART SKEW


OUTPUT SKEW





OUTPUT RISE/FALL TIME

PROPAGATION DELAY





RELIABILITY INFORMATION

Table 5. $\theta_{\rm JA}{\rm vs.}$ Air Flow Table for 8 Lead SOIC

θJA by Velocity (Linear Feet per Minute)

O200500Single-Layer PCB, JEDEC Standard Test Boards153.3°C/W128.5°C/W115.5°C/WMulti-Layer PCB, JEDEC Standard Test Boards112.7°C/W103.3°C/W97.1°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

TRANSISTOR COUNT

The transistor count for 8302 is: 322



PACKAGE OUTLINE - SUFFIX M FOR 8 LEAD SOIC




TABLE 6. PACKAGE DIMENSIONS

CYMPOL	Millimeters				
SYMBOL	MINIMUN	MAXIMUM			
N	8	3			
А	1.35	1.75			
A1	0.10	0.25			
В	0.33	0.51			
С	0.19	0.25			
D	4.80	5.00			
E	3.80	4.00			
е	1.27 E	BASIC			
Н	5.80	6.20			
h	0.25	0.50			
L	0.40	1.27			
α	0°	8°			

Reference Document: JEDEC Publication 95, MS-012



TABLE 7. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
8302AMLF	8302AMLF	8 lead "Lead Free" SOIC	tube	0°C to 70°C
8302AMLFT	8302AMLF	8 lead "Lead Free" SOIC	tape & reel	0°C to 70°C



	REVISION HISTORY SHEET							
Rev	Table	Page	Description of Change	Date				
В	T1 T2 T3A & T3C T4A & T4B	2 2 3, 4 3, 4	Pin Description table, revised V_{DD} description. Pin Characteristics table, deleted R_{PULLUP} row. Power Supply table, changed V_{DD} parameter to correspond with description. AC Characteristics tables - added note "Parameters measured at f_{MAX} unless otherwise noted." tp_{LH} Test Conditions, added $f \le 200 MHz$.	2/4/03				
С	T2 T7	2 8	Pin Characteristics table - changed C_{IN} 4pF max. to 4pF typical. Added 5Ω min. and 12Ω max. to R_{OUT} row. Ordering Information table - added "Lead-Free" part number.	6/15/04				
D	T3B & T3D T7	3, 4 8	LVCMOS DC Characteristics Table - changed V _{IL} max. from 1.3V to 0.8V. Ordering Information Table - added Lead-Free note.	5/17/05				
D	Т7	8 10	Updated datasheet's header/footer with IDT from ICS. Removed ICS prefix from Part/Order Number column. Added Contact Page.	7/30/10				
D	T7	8	Ordering Information - removed leaded devices. Updated data sheet format.	11/19/15				
D			Updated header and footer.	3/4/16				





Corporate Headquarters 6024 Silver Creek Valley Road San Jose, CA 95138 USA www.IDT.com Sales

1-800-345-7015 or 408-284-8200 Fax: 408-284-2775 www.IDT.com/go/sales **Tech Support**

www.idt.com/go/support

DISCLAIMER Integrated Device Technology, Inc. (IDT) reserves the right to modify the products and/or specifications described herein at any time, without notice, at IDT's sole discretion. Performance specifications and operating parameters of the described products are determined in an independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are trademarks or registered trademarks of IDT and its subsidiaries in the United States and other countries. Other trademarks used herein are the property of IDT or their respective third party owners.

For datasheet type definitions and a glossary of common terms, visit www.idt.com/go/glossary.

Copyright ©2016 Integrated Device Technology, Inc. All rights reserved.