# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



# **GENERAL DESCRIPTION**


The 83054I-01 is a 4-bit, 2:1, Single-ended Multiplexer and a member of the family of High Performance Clock Solutions from IDT. The 83054I-01 has two selectable single-ended clock inputs and four single-ended clock outputs. The output has a V<sub>DDD</sub> pin which may be set at 3.3V, 2.5V, or 1.8V, making the device ideal for use in voltage translation applications. An output enable pin places the output in a high impedance state which may be useful for testing or debug. Possible applications include systems with up to four transceivers which need to be independently set for different rates. For example, a board may have four transceivers, each of which need to be independently configured for 1 Gigabit Ethernet or 1 Gigabit Fibre Channel rates. Another possible application may require the ports to be independently set for FEC (Forward Error Correction) or non-FEC rates. The device operates up to 250MHz and is packaged in a 16 TSSOP.

### **F**EATURES

- Four-bit, 2:1 single-ended multiplexer
- Nominal output impedance:  $15\Omega (V_{DDO} = 3.3V)$
- Maximum output frequency: 250MHz
- Propagation delay: 3.2ns (maximum), V<sub>DD</sub> = V<sub>DDD</sub> = 3.3V
- Input skew: 170ps (maximum), V<sub>DD</sub> = V<sub>DDD</sub> = 3.3V
- Output skew: 90ps (maximum),  $V_{DD} = V_{DDD} = 3.3V$
- Part-to-part skew: 800ps (maximum),  $V_{DD} = V_{DDD} = 3.3V$
- Additive phase jitter, RMS at 155.52MHz, (12kHz 20MHz): 0.18ps (typical)
- · Operating supply modes:

V /V 3.3V/3.3V 3.3V/2.5V 3.3V/1.8V 2.5V/2.5V 2.5V/1.8V

- -40°C to 85°C ambient operating temperature
- Available in lead-free (RoHS 6) package



# **PIN ASSIGNMENT**

	_	
SEL3	1	16 📙 SEL0
Q3 🗌	2	15 🗖 Q0
Vddo 🗖	3	14 🗖 Vddo
GND 🗖	4	13 🗖 GND
Q2 🗌	5	12 🗖 Q1
SEL2	6	11 🗖 SEL1
CLK1	7	10 🗖 CLK0
Vdd 🗖	8	9 🗖 OE

### 83054I-01

**16-Lead TSSOP** 4.4mm x 5.0mm x 0.92mm package body **G Package** Top View

**BLOCK DIAGRAM** 

### TABLE 1. PIN DESCRIPTIONS

Number	Name	Туре		Description
1, 6 11, 16	SEL3, SEL2, SEL1, SEL0	Input	Pulldown	Clock select inputs. See Control Input Function Table. LVCMOS / LVTTL interface levels.
2, 5, 12, 15	Q3, Q2, Q1, Q0	Output		Single-ended clock output. LVCMOS/LVTTL interface levels.
3, 14	V <sub>ddo</sub>	Power		Output supply pins.
4, 13	GND	Power		Power supply ground.
7, 10	CLK1, CLK0	Input	Pulldown	Single-ended clock inputs. LVCMOS/LVTTL interface levels.
8	V	Power		Positive supply pin.
9	OE	Input	Pullup	Output enable. When LOW, outputs are in HIGH impedance state. When HIGH, outputs are active. LVCMOS / LVTTL interface levels.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

### TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C	Input Capacitance			4		pF
R	Input Pullup Resistor			51		kΩ
R	Input Pulldown Resistor			51		kΩ
POLLDOWN	Power Dissipation Capacitance (per output)	V <sub>DD0</sub> = 3.465V		18		pF
C		V <sub>DD0</sub> = 2.625V		19		pF
		$V_{\text{DDO}} = 2.0 V$		19		pF
		$V_{_{DDO}} = 3.465V$		15		Ω
R <sub>out</sub>	Output Impedance	V <sub>DD0</sub> = 2.625V		17		Ω
		$V_{_{DDO}} = 2.0V$		25		Ω

### TABLE 3. CONTROL INPUT FUNCTION TABLE

Control Inputs	Outputs
SELx	Qx
0	CLK0
1	CLK1



### ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V	4.6V
Inputs, V	-0.5V to $V_{_{DD}}$ + 0.5 V
Outputs, $V_{o}$	-0.5V to $V_{\text{DDO}}$ + 0.5V
Package Thermal Impedance, $\boldsymbol{\theta}_{_{\!$	100.3°C/W (0 mps)
Storage Temperature, T	-65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

### **TABLE 4A. Power Supply DC Characteristics,** $V_{DD} = 3.3V \pm 5\%$ , $V_{DDD} = 3.3V \pm 5\%$ , or $2.5V \pm 5\%$ , or $1.8V \pm 0.2V$ , TA = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V	Power Supply Voltage		3.135	3.3	3.465	V
		3.135	3.3	3.465	V	
V	Output Supply Voltage		2.375	2.5	2.625	V
			1.6	1.8	2.0	V
I <sub>DD</sub>	Power Supply Current				45	mA
I DDO	Output Supply Current	No Load			5	mA

### **TABLE 4B. Power Supply DC Characteristics,** $V_{DD} = 2.5V \pm 5\%$ , $V_{DDD} = 2.5V \pm 5\%$ , or $1.8V \pm 0.2V$ , TA = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V	Power Supply Voltage		2.375	2.5	2.625	V
V	V <sub>DDO</sub> Output Supply Voltage		2.375	2.5	2.625	V
V <sub>DDO</sub>			1.6	1.8	2.0	V
	Power Supply Current				40	mA
	Output Supply Current	No Load			5	mA

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V	Input High Voltage		$V_{_{DD}} = 3.3V \pm 5\%$	2		V <sub>DD</sub> + 0.3	V
V <sub>IH</sub>	Input Fight Voltage		$V_{_{DD}} = 2.5V \pm 5\%$	1.7		V <sub>DD</sub> + 0.3	V
V	Input Low Voltago		$V_{_{DD}} = 3.3V \pm 5\%$	-0.3		1.3	V
V <sub>L</sub>	Input Low Voltage		$V_{_{DD}} = 2.5V \pm 5\%$	-0.3		0.7	V
<b>І</b>	Input High Current	CLK0, CLK1, SEL0:SEL3	$V_{_{DD}} = 3.3 V \text{ or } 2.5 V \pm 5\%$			150	μA
IH		OE	$V_{_{DD}} = 3.3 V \text{ or } 2.5 V \pm 5\%$			5	μA
1	Input Low Current	CLK0, CLK1, SEL0:SEL3	$V_{_{DD}} = 3.3 V \text{ or } 2.5 V \pm 5\%$	-5			μA
<b>'</b> п.		OE	$V_{_{DD}} = 3.3 V \text{ or } 2.5 V \pm 5\%$	-150			μA
			$V_{_{DDO}} = 3.3V \pm 5\%$	2.6			V
V <sub>oh</sub>	Output HighVoltage	; NOTE 1	$V_{_{DDO}} = 2.5V \pm 5\%$	1.8			V
			$V_{_{DDO}} = 1.8V \pm 0.2V$	V <sub>DD</sub> - 0.3			V
			$V_{_{DDO}} = 3.3V \pm 5\%$			0.5	V
V	Output Low Voltage	; NOTE 1	$V_{_{ m DDO}} = 2.5V \pm 5\%$			0.45	V
	Input Low Voltage Input High Current Input Low Current Output HighVoltag		$V_{_{DDO}} = 1.8V \pm 0.2V$			0.35	V

### TABLE 4C. LVCMOS/LVTTL DC CHARACTERISTICS, TA = -40°C TO 85°C

NOTE 1: Outputs terminated with 50Ω to V<sub>DD</sub>/2. See Parameter Measurement section, "Load Test Circuit" diagrams.

### **TABLE 5A. AC CHARACTERISTICS,** $V_{DD} = V_{DDD} = 3.3V \pm 5\%$ , TA = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f	Output Frequency				250	MHz
tp_⊔	Propagation Delay, Low to High; NOTE 1		1.8	2.5	3.2	ns
tp <sub>н∟</sub>	Propagation Delay, High to Low; NOTE 1		2.0	2.6	3.2	ns
<i>t</i> sk(o)	Output Skew; NOTE 2, 3			30	90	ps
<i>t</i> sk(i)	Input Skew; NOTE 2			40	170	ps
<i>t</i> sk(pp)	Part-to-Part Skew; NOTE 2, 4				800	ps
<i>t</i> jit	Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter section, NOTE 5	155.52, Integration Range: 12kHz – 20MHz		0.18		ps
t <sub>_R</sub> / t <sub>_F</sub>	Output Rise/Fall Time	20% to 80%	300		800	ps
odc	Output Duty Cycle	fout ≤ 175MHz	40		60	%
	MUX Isolation	@100MHz		45		dB

NOTE 1: Measured from  $V_{_{DD}}/2$  of the input to  $V_{_{DDO}}/2$  of the output. NOTE 2: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 3: Defined as skew between outputs at the same voltage and with equal load conditions. Measured at V\_pool/2.

NOTE 4: Defined as skew between outputs on different devices operating a the same supply voltags and

with equal load conditions. Using the same type of input on each device, the output is measured at  $V_{_{DDO}}/2$ . NOTE 5: Driving only one input clock.



Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f MAX	Output Frequency				250	MHz
tp	Propagation Delay, Low to High; NOTE 1		2.1	2.6	3.1	ns
tp <sub>HL</sub>	Propagation Delay, High to Low; NOTE 1		2.3	2.7	3.1	ns
<i>t</i> sk(o)	Output Skew; NOTE 2, 3			40	125	ps
<i>t</i> sk(i)	Input Skew; NOTE 2			35	190	ps
<i>t</i> sk(pp)	Part-to-Part Skew; NOTE 2, 4				800	ps
<i>t</i> jit	Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter section, NOTE 5	155.52, Integration Range: 12kHz – 20MHz		0.14		ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time	20% to 80%	300		800	ps
odc	Output Duty Cycle		40		60	%
MUX	MUX Isolation	@100MHz		45		dB

#### **TABLE 5B. AC CHARACTERISTICS,** $V_{nn} = 3.3V \pm 5\%$ , $V_{nnn} = 2.5V \pm 5\%$ , $T_A = -40^{\circ}C$ to $85^{\circ}C$

NOTE 1: Measured from  $V_{_{DD}}/2$  of the input to  $V_{_{DDD}}/2$  of the output. NOTE 2: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 3: Defined as skew between outputs at the same voltage and with equal load conditions. Measured at V\_no/2.

NOTE 4: Defined as skew between outputs on different devices operating a the same supply voltags and

with equal load conditions. Using the same type of input on each device, the output is measured at  $V_{prod}/2$ .

NOTE 5: Driving only one input clock.

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f	Output Frequency				250	MHz
tp_LH	Propagation Delay, Low to High; NOTE 1		2.6	3.1	3.6	ns
tp <sub>н∟</sub>	Propagation Delay, High to Low; NOTE 1		2.7	3.2	3.7	ns
<i>t</i> sk(o)	Output Skew; NOTE 2, 3			40	125	ps
<i>t</i> sk(i)	Input Skew; NOTE 2			35	195	ps
<i>t</i> sk(pp)	Part-to-Part Skew; NOTE 2, 4				800	ps
<i>t</i> jit	Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter section, NOTE 5	155.52, Integration Range: 12kHz – 20MHz		0.16		ps
t <sub>_R</sub> / t <sub>_F</sub>	Output Rise/Fall Time	20% to 80%	450		850	ps
odc	Output Duty Cycle		40		60	%
	MUX Isolation	@100MHz		45		dB

TABLE 5C. AC CHARACTERISTICS,  $V_{00} = 3.3V \pm 5\%$ ,  $V_{000} = 1.8V \pm 0.2V$ , TA = -40°C to 85°C

NOTE 1: Measured from  $V_{_{DD}}/2$  of the input to  $V_{_{DDO}}/2$  of the output.

NOTE 2: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 3: Defined as skew between outputs at the same voltage and with equal load conditions. Measured at V\_\_\_\_\_/2.

NOTE 4: Defined as skew between outputs on different devices operating a the same supply voltags and

with equal load conditions. Using the same type of input on each device, the output is measured at  $V_{prod}/2$ . NOTE 5: Driving only one input clock.



Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f	Output Frequency				250	MHz
tp	Propagation Delay, Low to High; NOTE 1		1.5	3.0	4.5	ns
tp <sub>HL</sub>	Propagation Delay, High to Low; NOTE 1		2.2	2.8	3.4	ns
<i>t</i> sk(o)	Output Skew; NOTE 2, 3			30	90	ps
<i>t</i> sk(i)	Input Skew; NOTE 2			45	190	ps
<i>t</i> sk(pp)	Part-to-Part Skew; NOTE 2, 4				800	ps
<i>t</i> jit	Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter section, NOTE 5	155.52, Integration Range: 12kHz – 20MHz		0.22		ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time	20% to 80%	300		700	ps
odc	Output Duty Cycle	<i>f</i> out ≤175MHz	40		60	%
MUX	MUX Isolation	@100MHz		45		dB

### **TABLE 5D. AC CHARACTERISTICS,** $V_{DD} = V_{DDD} = 2.5V \pm 5\%$ , TA = -40°C to 85°C

NOTE 1: Measured from  $V_{DD}/2$  of the input to  $V_{DDD}/2$  of the output. NOTE 2: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 3: Defined as skew between outputs at the same voltage and with equal load conditions. Measured at V\_\_\_\_\_/2.

NOTE 4: Defined as skew between outputs on different devices operating a the same supply voltags and

with equal load conditions. Using the same type of input on each device, the output is measured at  $V_{prod}/2$ .

NOTE 5: Driving only one input clock.

TABLE JE. AC CHARACTERISTICS, $V_{ab} = 2.5V \pm 5\%$ , $V_{ab} = 1.0V \pm 0.2V$ , TA = -40 C 10 C	$V_{DD} = 2.5V \pm 5\%$ , $V_{DDD} = 1.8V \pm 0.2V$ , TA = -40°C TO 85°C
--	--

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f	Output Frequency				250	MHz
tp <sub>LH</sub>	Propagation Delay, Low to High; NOTE 1		2.2	3.2	4.2	ns
tp <sub>н⊾</sub>	Propagation Delay, High to Low; NOTE 1		2.5	3.2	4.0	ns
<i>t</i> sk(o)	Output Skew; NOTE 2, 3			40	125	ps
<i>t</i> sk(i)	Input Skew; NOTE 2			30	145	ps
<i>t</i> sk(pp)	Part-to-Part Skew; NOTE 2, 4				800	ps
<i>t</i> jit	Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter section, NOTE 5	155.52, Integration Range: 12kHz – 20MHz		0.19		ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time	20% to 80%	450		850	ps
odc	Output Duty Cycle	fout ≤ 200MHz	40		60	%
	MUX Isolation	@100MHz		45		dB

NOTE 1: Measured from  $V_{_{DD}}/2$  of the input to  $V_{_{DDO}}/2$  of the output.

NOTE 2: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 3: Defined as skew between outputs at the same voltage and with equal load conditions. Measured at V\_pool/2.


with equal load conditions. Using the same type of input on each device, the output is measured at V\_no/2. NOTE 5: Driving only one input clock.

NOTE 4: Defined as skew between outputs on different devices operating a the same supply voltags and

## Additive Phase Jitter

The spectral purity in a band at a specific offset from the fundamental compared to the power of the fundamental is called the *dBc Phase Noise*. This value is normally expressed using a Phase noise plot and is most often the specified plot in many applications. Phase noise is defined as the ratio of the noise power present in a 1Hz band at a specified offset from the fundamental frequency to the power value of the fundamental. This ratio is expressed in decibels

(dBm) or a ratio of the power in the 1Hz band to the power in the fundamental. When the required offset is specified, the phase noise is called a *dBc* value, which simply means dBm at a specified offset from the fundamental. By investigating jitter in the frequency domain, we get a better understanding of its effects on the desired application over the entire time record of the signal. It is mathematically possible to calculate an expected bit error rate given a phase noise plot.







As with most timing specifications, phase noise measurements has issues relating to the limitations of the equipment. Often the noise floor of the equipment is higher than the noise floor of the device. This is illustrated above. The device meets the noise floor of what is shown, but can actually be lower. The phase noise is dependent on the input source and measurement equipment.



# **PARAMETER MEASUREMENT INFORMATION**







# **APPLICATION** INFORMATION

### **RECOMMENDATIONS FOR UNUSED INPUT AND OUTPUT PINS**

### **INPUTS:**

### **CLK** INPUTS

For applications not requiring the use of a clock input, it can be left floating. Though not required, but for additional protection, a  $1k\Omega$  resistor can be tied from the CLK input to ground.

#### LVCMOS CONTROL PINS

All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A  $1k\Omega$  resistor can be used.

### **O**UTPUTS:

#### LVCMOS OUTPUTS

All unused LVCMOS output can be left floating. There should be no trace attached.

# **R**ELIABILITY INFORMATION

### TABLE 5. $\theta_{IA}$ vs. Air Flow Table for 16 Lead TSSOP

$\theta_{JA}$ by Velocity (Meters per Second)					
Multi-Layer PCB, JEDEC Standard Test Boards	<b>0</b> 100.3°C/W	<b>1</b> 96.0°C/W	<b>2.5</b> 93.9°C/W		

### TRANSISTOR COUNT

The transistor count for 83054I-01 is: 967



### PACKAGE OUTLINE - G SUFFIX FOR 16 LEAD TSSOP




TABLE 6. PACKAGE DIMENSIONS

SYMBOL	Millimeters			
STMBOL	Minimum	Maximum		
N	1	6		
A		1.20		
A1	0.05	0.15		
A2	0.80	1.05		
b	0.19	0.30		
с	0.09	0.20		
D	4.90	5.10		
E	6.40 BASIC			
E1	4.30	4.50		
е	0.65 BASIC			
L	0.45	0.75		
α	0°	8°		
aaa		0.10		

Reference Document: JEDEC Publication 95, MO-153



### TABLE 7. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
83054AGI-01LF	054AI01L	16 lead "Lead Free" TSSOP	Tray	-40°C to +85°C
83054AGI-01LFT	054AI01L	16 lead "Lead Free" TSSOP	Tape and Reel	-40°C to +85°C



### **REVISION HISTORY SHEET**

Rev	Table	Page	Description of Change	Date
A	Τ7	1	General Description - removed ICS chip and HiPerClocks. Features Section - removed reference to leaded package. Ordering Information - removed leaded parts and the LF note below the table. Updated header and footer.	12-15-15



Corporate Headquarters 6024 Silver Creek Valley Road San Jose, CA 95138 USA www.IDT.com Sales 1-800-345-7015 or 408-284-8200 Fax: 408-284-2775 www.IDT.com/go/sales

#### Tech Support www.idt.com/go/support

DISCLAIMER Integrated Device Technology, Inc. (IDT) reserves the right to modify the products and/or specifications described herein at any time, without notice, at IDT's sole discretion. Performance specifications and operating parameters of the described products are determined in an independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are trademarks or registered trademarks of IDT and its subsidiaries in the United States and other countries. Other trademarks used herein are the property of IDT or their respective third party owners.

For datasheet type definitions and a glossary of common terms, visit www.idt.com/go/glossary.