# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



### **GENERAL DESCRIPTION**

The 83908I-02 is a low skew, high performance 1-to-8 Crystal Oscillator//Crystal-to-LVCMOS fanout buffer from IDT. The 83908I-02 has selectable single-ended clock or two crystal-oscillator inputs. There is an output enable to disable the outputs by placing them into a high-impedance state.

Guaranteed output and part-to-part skew characteristics make the 83908I-02 ideal for those applications demanding well defined performance and repeatability.

### FEATURES


- Eight LVCMOS/LVTTL outputs , 19 $\Omega$  typical output impedance @ V<sub>DD</sub> = V<sub>DDD</sub> = 3.3V
- Two Crystal oscillator input pairs One LVCMOS/LVTTL clock input
- Crystal input frequency range: 10MHz 40MHz
- Output frequency: 200MHz (typical)
- Output Skew: 70ps (maximum) @ V<sub>DD</sub> = V<sub>DDD</sub> = 3.3V
- Part-to-part skew: 700ps (maximum) @ V<sub>DD</sub> = V<sub>DDD</sub> = 3.3V
- RMS phase jitter @ 25MHz output using a 25MHz crystal (12kHz 10MHz): 0.39ps (typical) @  $V_{_{DD}} = V_{_{DDO}} = 3.3V$

Offset	Noise Power
100Hz	111.4 dBc/Hz
1kHz	139.9 dBc/Hz
10kHz	157.3 dBc/Hz
100kHz	157.5 dBc/Hz

Supply Voltage Modes:

(Core/Output
3.3V/3.3V
3.3V/2.5V
3.3V/1.8V
2.5V/2.5V
2.5V/1.8V

- -40°C to 85°C ambient operating temperature
- Available in lead-free (RoHS 6) package



### **PIN ASSIGNMENT**

VDD   XTAL_IN0   XTAL_OUT0   VDD0   Q0   Q1   GND   Q2   Q3   VDD0   CLK_SEL0	2 2 3 2 4 2 5 2 6 ~ 7 ~ 8 ~ 9 ~ 10 ~	24 GND 23 XTAL_IN1 22 XTAL_OUT1 21 Vodo 20 Q7 19 Q6 18 GND 17 Q5 16 Q4 15 Vodo 14 CLK_SEL1
81	39081	1-02

**839081-02** 24-Lead, 173-MIL TSSOP 4.4mm x 7.8mm x 0.925mm body package **G Package** Top View

### BLOCK DIAGRAM

### TABLE 1. PIN DESCRIPTIONS

Number	Name	Т	уре	Description
1	V <sub>DD</sub>	Power		Power supply pin.
2, 3	XTAL_IN0, XTAL_OUT0	Input		Crystal oscillator interface. XTAL_IN0 is the input. XTAL_OUT0 is the output.
4, 10, 15, 21	V <sub>ddo</sub>	Power		Output supply pins.
5, 6, 8, 9, 16, 17, 19, 20	Q0, Q1, Q2, Q3, Q4, Q5, Q6, Q7	Output		Single-ended clock outputs. LVCMOS/LVTTL interface levels.
7, 18, 24	GND	Power		Power supply ground.
11, 14	CLK_SEL0, CLK_SEL1	Input	Pulldown	Clock select inputs. See Table 3, Input Reference Function Table. LVCMOS / LVTTL interface levels.
12	CLK	Input	Pulldown	Single-ended clock input. LVCMOS/LVTTL interface levels.
13	OE	Input	Pullup	Output enable. When LOW, outputs are in HIGH impedance state. When HIGH, outputs are active. LVCMOS / LVTTL interface levels.
22, 23	XTAL_OUT1, XTAL_IN1	Input		Crystal oscillator interface. XTAL_IN1 is the input. XTAL_OUT1 is the output.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

### TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C	Input Capacitance			4		pF
R	Input Pullup Resistor			51		kΩ
	Input Pulldown Resistor			51		kΩ
		V <sub>DD0</sub> = 3.465V		7		pF
C	Power Dissipation Capacitance (per output)	$V_{_{DDO}} = 2.625V$		7		pF
		$V_{DDO} = 2V$		6		pF
		$V_{_{DDO}} = 3.3V \pm 5\%$		19		Ω
R	Output Impedance	$V_{_{DDO}} = 2.5V \pm 5\%$		21		Ω
		$V_{_{DDO}} = 1.8V \pm 0.2V$		32		Ω

#### TABLE 3. INPUT REFERENCE FUNCTION TABLE

Contro	l Inputs	Reference				
CLK_SEL1	CLK_SEL0					
0	0	XTAL0 enabled (default)	XTAL1 disabled			
0	1	XTAL1 enabled	XTAL0 disabled			
1	0	CLK enabled	XTAL0 and XTAL1 disabled			
1	1	CLK enabled	XTAL0 and XTAL1 disabled			

### ABSOLUTE MAXIMUM RATINGS

Supply Voltage, $V_{DD}$	4.6V
Inputs, V	-0.5V to V_{_{DD}}+ 0.5 V
Outputs, $V_{o}$	-0.5V to $V_{_{DDO}}$ + 0.5V
Package Thermal Impedance, $\boldsymbol{\theta}_{_{\!$	87.8°C/W (0 mps)
Storage Temperature, T <sub>stg</sub>	-65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

### Table 4A. Power Supply DC Characteristics, $V_{dd} = V_{ddd} = 3.3V \pm 5\%$ , TA = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V	Core Supply Voltage		3.135	3.3	3.465	V
V <sub>DDO</sub>	Output Supply Voltage		3.135	3.3	3.465	V
		No Load & XTALx selected			30	mA
DD	Power Supply Current	No Load & CLK selected			1	mA
	Output Supply Current	No Load & CLK selected			1	mA

### TABLE 4B. Power Supply DC Characteristics, $V_{DD} = 3.3V \pm 5\%$ , $V_{DDD} = 2.5V \pm 5\%$ , TA = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V	Core Supply Voltage		3.135	3.3	3.465	V
V	Output Supply Voltage		2.375	2.5	2.625	V
	David Overalis Overal	No Load & XTALx selected			30	mA
DD	Power Supply Current	No Load & CLK selected			1	mA
	Output Supply Current	No Load & CLK selected			1	mA

### Table 4C. Power Supply DC Characteristics, $V_{dd} = 3.3V \pm 5\%$ , $V_{dd0} = 1.8V \pm 0.2V$ , Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V	Core Supply Voltage		3.135	3.3	3.465	V
V	Output Supply Voltage		1.6	1.8	2.0	V
	David Original Comment	No Load & XTALx selected			30	mA
DD	Power Supply Current	No Load & CLK selected			1	mA
	Output Supply Current	No Load & CLK selected			1	mA

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
	Core Supply Voltage		2.375	2.5	2.625	V
V	Output Supply Voltage		2.375	2.5	2.625	V
	David Grand Comment	No Load & XTALx selected			20	mA
DD	Power Supply Current	No Load & CLK selected			1	mA
	Output Supply Current	No Load & CLK selected			1	mA

### Table 4D. Power Supply DC Characteristics, $V_{_{DD}} = V_{_{DDO}} = 2.5V \pm 5\%$ , Ta = -40°C to 85°C

### Table 4E. Power Supply DC Characteristics, $V_{dd} = 2.5V \pm 5\%$ , $V_{dd0} = 1.8V \pm 0.2V$ , Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V	Core Supply Voltage		2.375	2.5	2.625	V
V	Output Supply Voltage		1.6	1.8	2.0	V
	David Constants	No Load & XTALx selected			20	mA
DD	Power Supply Current	No Load & CLK selected			1	mA
	Output Supply Current	No Load & CLK selected			1	mA

### Table 4F. DC Characteristics, $T_A = -40^{\circ}C$ to $85^{\circ}C$

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V	Input High Volta	90	$V_{_{DD}} = 3.3V \pm 5\%$	2.2		V <sub>DD</sub> + 0.3	V
V <sub>IH</sub>	Input Fight Volta	ge	$V_{_{DD}} = 2.5V \pm 5\%$	1.6		V <sub>DD</sub> + 0.3	V
V	Input Low Voltag		$V_{_{DD}} = 3.3V \pm 5\%$	-0.3		1.3	V
V		Je	$V_{_{DD}} = 2.5V \pm 5\%$	-0.3		0.9	V
I.	Input	CLK, CLK_ SEL[0:1]	$V_{_{DD}} = 3.3 V \text{ or } 2.5 V \pm 5\%$			150	μA
IH	High Current	OE	$V_{DD} = 3.3 V \text{ or } 2.5 V \pm 5\%$			5	μA
1 IL	Input	CLK, CLK_ SEL[0:1]	$V_{_{DD}} = 3.3 V \text{ or } 2.5 V \pm 5\%$	-5			μA
IL.	Low Current	OE	$V_{_{DD}} = 3.3 V \text{ or } 2.5 V \pm 5\%$	-150			μA
			$V_{_{DDO}} = 3.3V \pm 5\%; \text{ NOTE 1}$	2.6			V
V <sub>oh</sub>	Output HighVolt	age	$V_{_{DDO}} = 2.5V \pm 5\%; \text{ NOTE 1}$	1.8			V
			$V_{_{DDO}} = 1.8V \pm 0.2V; \text{ NOTE } 1$	1.2			V
			$V_{_{DDO}} = 3.3V \pm 5\%; \text{ NOTE 1}$			0.6	V
V <sub>ol</sub>	Output Low Volt	age	$V_{DDO} = 2.5V \pm 5\%; \text{ NOTE 1}$			0.5	V
			$V_{_{DDO}} = 1.8V \pm 0.2V; \text{ NOTE } 1$			0.4	V

NOTE 1: Outputs terminated with 50 $\Omega$  to V<sub>DDD</sub>/2. See Parameter Measurement section, "Load Test Circuit" diagrams.

### TABLE 5. CRYSTAL CHARACTERISTICS

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation / cut		Fi	indamenta	ıl	
Frequency		10		40	MHz
Equivalent Series Resistance (ESR)				50	Ω
Shunt Capacitance				7	pF
Drive Level				1	mW

TABLE 6A. AC CHARACTERISTICS,  $V_{DD} = V_{DDD} = 3.3V \pm 5\%$ , TA = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
£	Output Fre-	w/external XTAL		10		40	MHz
MAX	quency	w/external CLK				200	MHz
tp	Propagation NOTE 1	Delay, Low-to-High;		1.4	2.0	2.6	ns
<i>t</i> sk(o)	Output Skew	; NOTE 2				70	ps
<i>t</i> sk(pp)	Part-to-Part S	Skew; NOTE 2, 3				700	ps
<i>t</i> jit(Ø)	RMS Phase	Jitter, Random; NOTE 4	25MHz XTAL, (12kHz-10MHz)		0.39		ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/I	Fall Time	20% to 80%	200		800	ps
odc	Output	w/external XTAL	<i>f</i> ≤ 38.88MHz	45		55	%
ouc	Duty Cycle	w/external CLK	$f \le 133$ MHz	47		53	%
t <sub>en</sub>	Output Enabl	e Time; NOTE 5				10	ns
t <sub>DIS</sub>	Output Disab	le Time; NOTE 5				10	ns

NOTE 1: Measured from V  $_{_{DD}}/2$  of the input to V  $_{_{DD0}}/2$  of the output. NOTE 2: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 3: Defined as skew between outputs on different devices operating a the same supply voltages and

with equal load conditions. Using the same type of input on each device, the output is measured at  $V_{ppo}/2$ .

NOTE 4: Phase jitter is dependent on the input source used.

NOTE 5: These parameters are guaranteed by characterization. Not tested in production.

### TABLE 6B. AC CHARACTERISTICS, $V_{DD} = 3.3V \pm 5\%$ , $V_{DDD} = 2.5V \pm 5\%$ , TA = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
£	Output Fre- w/external XTAL			10		40	MHz
MAX	quency	w/external CLK				200	MHz
tp <sub>⊔н</sub>	Propagation NOTE 1	Delay, Low-to-High;		1.5	2.1	2.7	ns
<i>t</i> sk(o)	Output Skew	r; NOTE 2				70	ps
<i>t</i> sk(pp)	Part-to-Part	Skew; NOTE 2, 3				700	ps
<i>t</i> jit(Ø)	RMS Phase	Jitter, Random; NOTE 4	25MHz XTAL, (12kHz-10MHz)		0.42		ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/	Fall Time	20% to 80%	200		800	ps
odc	Output	w/external XTAL	<i>f</i> ≤ 38.88MHz	45		55	%
ouc	Duty Cycle	w/external CLK	$f \le 133$ MHz	47		53	%
t <sub>en</sub>	Output Enab	le Time; NOTE 5				10	ns
t <sub>DIS</sub>	Output Disat	ole Time; NOTE 5				10	ns

NOTE 1: Measured from  $V_{DD}/2$  of the input to  $V_{DDD}/2$  of the output.

NOTE 2: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 3: Defined as skew between outputs on different devices operating a the same supply voltages and with equal load conditions. Using the same type of input on each device, the output is measured at  $V_{pool}/2$ . NOTE 4: Phase jitter is dependent on the input source used.

NOTE 5: These parameters are guaranteed by characterization. Not tested in production.

TABLE 6C. AC CHARACTERISTICS	V	$= 3.3V \pm 5\%, V_{2}$	=	1.8V±0.2V, Та = -40°С то 85°С
------------------------------	---	-------------------------	---	-------------------------------

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
£	Output Fre- w/external XTAL			10		40	MHz
MAX	quency	w/external CLK				200	MHz
tp	Propagation NOTE 1	Delay, Low-to-High;		1.6	2.4	3.2	ns
<i>t</i> sk(o)	Output Skew	; NOTE 2				70	ps
<i>t</i> sk(pp)	Part-to-Part	Skew; NOTE 2, 3				700	ps
<i>t</i> jit(Ø)	RMS Phase	Jitter, Random; NOTE 4	25MHz XTAL, (12kHz-10MHz)		0.43		ps
t <sub>_R</sub> / t <sub>_F</sub>	Output Rise/	Fall Time	20% to 80%	200		800	ps
odc	Output	w/external XTAL	<i>f</i> ≤ 38.88MHz	45		55	%
ouc	Duty Cycle	w/external CLK	$f \le 133$ MHz	47		53	%
t <sub>en</sub>	Output Enab	le Time; NOTE 5				10	ns
t <sub>DIS</sub>	Output Disat	ole Time; NOTE 5				10	ns

NOTE 1: Measured from  $V_{DD}/2$  of the input to  $V_{DD}/2$  of the output. NOTE 2: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 3: Defined as skew between outputs on different devices operating a the same supply voltages and

with equal load conditions. Using the same type of input on each device, the output is measured at  $V_{_{DDO}}/2$ .

NOTE 4: Phase jitter is dependent on the input source used.

NOTE 5: These parameters are guaranteed by characterization. Not tested in production.

TABLE 6D. AC CHARACTERISTICS,	$V_{dD}$		= 2.5V	± 5%	, Та = -40°С то 85°С	С
-------------------------------	----------	--	--------	------	----------------------	---

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
£	Output Fre- w/external XTAL			10		40	MHz
MAX	quency	w/external CLK				200	MHz
tp <sub>LH</sub>	Propagation NOTE 1	Delay, Low-to-High;		1.7	2.4	3.1	ns
<i>t</i> sk(o)	Output Skew; NOTE 2					70	ps
<i>t</i> sk(pp)	Part-to-Part	Skew; NOTE 2, 3				700	ps
<i>t</i> jit(Ø)	RMS Phase	Jitter, Random; NOTE 4	25MHz XTAL, (12kHz-10MHz)		0.44		ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/	Fall Time	20% to 80%	200		800	ps
odc	Output	w/external XTAL	<i>f</i> ≤ 38.88MHz	45		55	%
ouc	Duty Cycle	w/external CLK	$f \leq 133$ MHz	47		53	%
t <sub>en</sub>	Output Enab	le Time; NOTE 5				10	ns
t <sub>DIS</sub>	Output Disat	ole Time; NOTE 5				10	ns

NOTE 1: Measured from  $V_{_{\rm DD}}/2$  of the input to  $V_{_{\rm DDO}}/2$  of the output.

NOTE 2: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 3: Defined as skew between outputs on different devices operating a the same supply voltages and with equal load conditions. Using the same type of input on each device, the output is measured at  $V_{_{DDD}}/2$ .

NOTE 4: Phase jitter is dependent on the input source used.

NOTE 5: These parameters are guaranteed by characterization. Not tested in production.

TABLE 6E. AC CHARACTERISTICS,  $V_{DD} = 2.5V \pm 5\%$ ,  $V_{DDD} = 1.8V \pm 0.2V$ , TA = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
f	Output Fre- w/external XTAL			10		40	MHz
I <sub>MAX</sub>	quency	w/external CLK				200	MHz
tp_LH	Propagation NOTE 1	Delay, Low-to-High;		1.7	2.6	3.5	ns
<i>t</i> sk(o)	Output Skew	; NOTE 2				70	ps
<i>t</i> sk(pp)	Part-to-Part	Skew; NOTE 2, 3				700	ps
<i>t</i> jit(Ø)	RMS Phase	Jitter, Random; NOTE 4	25MHz XTAL, (12kHz-10MHz)		0.37		ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/	Fall Time	20% to 80%	200		800	ps
	Output	w/external XTAL	<i>f</i> ≤ 38.88MHz	45		55	%
odc	Duty Cycle	w/external CLK	<i>f</i> ≤ 133MHz	47		53	%
t	Output Enab	le Time; NOTE 5				10	ns
t <sub>DIS</sub>	Output Disat	ole Time; NOTE 5				10	ns


NOTE 1: Measured from  $V_{_{DD}}/2$  of the input to  $V_{_{DD0}}/2$  of the output. NOTE 2: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 3: Defined as skew between outputs on different devices operating a the same supply voltages and

with equal load conditions. Using the same type of input on each device, the output is measured at V\_no/2.


NOTE 4: Phase jitter is dependent on the input source used.

NOTE 5: These parameters are guaranteed by characterization. Not tested in production.




OFFSET FREQUENCY (Hz)









### **APPLICATION** INFORMATION

### **CRYSTAL INPUT INTERFACE**

*Figure 1* shows an example of 83908I-02 crystal interface with a parallel resonant crystal. The frequency accuracy can be fine tuned by adjusting the C1 and C2 values. For a parallel crystal with loading capacitance CL = 18pF, we suggest C1 and C2 = 15pF to start with. These values may be slightly fine tuned further to optimize the

frequency accuracy for different board layouts. Slightly increasing the C1 and C2 values will slightly reduce the frequency. Slightly decreasing the C1 and C2 values will slightly increase the frequency. For the oscillator circuit below, R1 can be used, but is not required. For new designs, it is recommended that R1 not be used.




FIGURE 1. Crystal Input Interface

### LVCMOS TO XTAL INTERFACE

The XTAL\_IN input can accept a single-ended LVCMOS signal through an AC coupling capacitor. A general interface diagram is shown in *Figure 2*. The XTAL\_OUT pin can be left floating. The input edge rate can be as slow as 10ns. For LVCMOS inputs, it is recommended that the amplitude be reduced from full swing to half swing in order to prevent signal interference with the power rail and to reduce noise. This configuration requires that the output

impedance of the driver (Ro) plus the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the crystal input will attenuate the signal in half. This can be done in one of two ways. First, R1 and R2 in parallel should equal the transmission line impedance. For most 50 $\Omega$  applications, R1 and R2 can be 100 $\Omega$ . This can also be accomplished by removing R1 and making R2 50 $\Omega$ .




FIGURE 2. GENERAL DIAGRAM FOR LVCMOS DRIVER TO XTAL INPUT INTERFACE

### RECOMMENDATIONS FOR UNUSED INPUT AND OUTPUT PINS

#### INPUTS:

#### **CLK** INPUT

For applications not requiring the use of the clock input, it can be left floating. Though not required, but for additional protection, a  $1k\Omega$  resistor can be tied from the CLK input to ground.

#### **CRYSTAL INPUTS**

For applications not requiring the use of the crystal oscillator input, both XTAL\_IN and XTAL\_OUT should be tied to ground. Though not required, but for additional protection, a  $1k\Omega$  resistor can be tied from XTAL\_IN to ground and from XTAL\_OUT to ground.

#### LVCMOS CONTROL PINS

All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A  $1k\Omega$  resistor can be used.

### **O**UTPUTS:

### LVCMOS OUTPUTS

All unused LVCMOS output can be left floating. There should be no trace attached.

### **R**ELIABILITY INFORMATION

TABLE 7.  $\theta_{JA}$  vs. Air Flow Table for 24 Lead TSSOP

$\theta_{JA}$ by Velocity (Meter	s per Second)		
Multi-Layer PCB, JEDEC Standard Test Boards	<b>0</b>	<b>1</b>	<b>2.5</b>
	87.8°C/W	83.5°C/W	81.3°C/W

TRANSISTOR COUNT

The transistor count for 83908I-02 is: 277

### PACKAGE OUTLINE AND DIMENSIONS

PACKAGE OUTLINE - G SUFFIX FOR 24 LEAD TSSOP




TABLE 8. PACKAGE DIMENSIONS

	Millin	neters
SYMBOL		
	Minimum	Maximum
Ν	2	4
А		1.20
A1	0.05	0.15
A2	0.80	1.05
b	0.19	0.30
С	0.09	0.20
D	7.70	7.90
E	6.40 6	BASIC
E1	4.30	4.50
е	0.65 I	BASIC
L	0.45	0.75
α	0°	8°
aaa		0.10

REFERENCE DOCUMENT: JEDEC PUBLICATION 95, MO-153

### TABLE 9. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
83908AGI-02LF	ICS83908AI02L	24 lead "Lead Free" TSSOP	Tube	-40°C to +85°C
83908AGI-02LFT	ICS83908AI02L	24 lead "Lead Free" TSSOP	Tape and Reel	-40°C to +85°C

### **REVISION HISTORY SHEET**

Rev	Table	Page	Description of Change	Date
A	Т9	14	Ordering Information - removed leaded devices.	3/27/15
			Updated datasheet format.	
A	Т9		Ordering Information - Deleted LF note below table. Updated header and footer	3/17/16



Corporate Headquarters 6024 Silver Creek Valley Road San Jose, CA 95138 USA www.IDT.com Sales 1-800-345-7015 or 408-284-8200 Fax: 408-284-2775 www.IDT.com/go/sales

#### Tech Support www.idt.com/go/support

DISCLAIMER Integrated Device Technology, Inc. (IDT) reserves the right to modify the products and/or specifications described herein at any time, without notice, at IDT's sole discretion. Performance specifications and operating parameters of the described products are determined in an independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are trademarks or registered trademarks of IDT and its subsidiaries in the United States and other countries. Other trademarks used herein are the property of IDT or their respective third party owners.

For datasheet type definitions and a glossary of common terms, visit www.idt.com/go/glossary.