mail

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



83940D

Low Skew, 1-to-18 LVPECL-TO-LVCMOS / LVTTL Fanout Buffer

DATASHEET

GENERAL DESCRIPTION

The 83940D is a low skew, 1-to-18 LVPECL-to-LVC-MOS/LVTTL Fanout Buffer. The 83940D has two selectable clock inputs. The PCLK, nPCLK pair can accept LVPECL, CML, or SSTL input levels. The LVCMOS_ CLK can accept LVCMOS or LVTTL input levels. The low impedance LVCMOS/LVTTL outputs are designed to drive 50Ω series or parallel terminated transmission lines.

The 83940D is characterized at full 3.3V and 2.5V or mixed3.3V core, 2.5V output operating supply modes. Guaranteed output and part-to-part skew characteristics make the 83940D ideal for those clock distribution applications demanding well defined performance and repeatability.

FEATURES

- 18 LVCMOS/LVTTL outputs
- Selectable LVCMOS_CLK or LVPECL clock inputs
- PCLK, nPCLK supports the following input types: LVPECL, CML, SSTL
- LVCMOS_CLK accepts the following input levels: LVCMOS or LVTTL
- Maximum output frequency: 250MHz
- Output skew: 150ps (maximum)
- Part to part skew: 750ps (maximum)
- Additive phase jitter, RMS: < 0.03ps (typical)
- Full 3.3V and 2.5V or mixed 3.3V core, 2.5V output supply modes
- 0°C to 70°C ambient operating temperature
- Lead-Free package available

BLOCK DIAGRAM

LVCMOS_CLK

PIN ASSIGNMENT



32-Lead LQFP 7mm x 7mm x 1.4mm package body **Y Pacakge** Top View

CLK_SEL

TABLE 1. PIN DESCRIPTIONS

Number	Name	Т	уре	Description
1, 2, 12, 17, 25	GND	Power		Power supply ground.
3	LVCMOS_CLK	Input	Pulldown	Clock input. LVCMOS / LVTTL interface levels.
4	CLK_SEL	Input	Pulldown	Clock select input. Selects LVCMOS / LVTTL clock input when HIGH. Selects PCLK, nPCLK inputs when LOW. LVCMOS / LVTTL interface levels.
5	PCLK	Input	Pulldown	Non-inverting differential LVPECL clock input.
6	nPCLK	Input	Pullup/ Pulldown	Inverting differential LVPECL clock input. V_{DD} /2 default when left floating.
7, 21	V _{DD}	Power		Core supply pins.
8, 16, 29	V _{DDO}	Power		Output supply pins.
9, 10, 11, 13, 14, 15, 18, 19, 20, 22, 23, 24, 26, 27, 28, 30, 31, 32	Q17, Q16, Q15, Q14, Q13, Q12, Q11, Q10, Q9, Q8, Q7, Q6, Q5, Q4, Q3, Q2, Q1, Q0	Output		Clock outputs. LVCMOS / LVTTL interface levels.

NOTE: Pullup and Pulldown refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C	Input Capacitance			4		pF
C _{PD}	Power Dissipation Capacitance (per output)			6		pF
R _{PULLup}	Input Pullup Resistor			51		KΩ
R _{PULLDOWN}	Input Pulldown Resistor			51		KΩ
R _{OUT}	Output Impedance		18		28	Ω

TABLE 3A. CLOCK SELECT FUNCTION TABLE

Control Input	(Clock
CLK_SEL	PCLK, nPCLK	LVCMOS_CLK
0	Selected	De-selected
1	De-selected	Selected

TABLE 3B. CLOCK INPUT FUNCTION TABLE

	Inp	outs		Outputs	Input to Output Mode	Polority
CLK_SEL	LVCMOS_CLK	PCLK	nPCLK	Q0:Q17		Polarity
0	—	0	1	LOW	Differential to Single Ended	Non Inverting
0	—	1	0	HIGH	Differential to Single Ended	Non Inverting
0	_	0	Biased; NOTE 1	LOW	Single Ended to Single Ended	Non Inverting
0	_	1	Biased; NOTE 1	HIGH	Single Ended to Single Ended	Non Inverting
0	—	Biased; NOTE 1	0	HIGH	Single Ended to Single Ended	Inverting
0	—	Biased; NOTE 1	1	LOW	Single Ended to Single Ended	Inverting
1	0	—	—	LOW	Single Ended to Single Ended	Non Inverting
1	1	—	_	HIGH	Single Ended to Single Ended	Non Inverting
NOTE 1. DIA	and refer to the Ar	polication Informati	on addition "M	liring the Differ	antial Input to Accort Single End	ad Lovale"

NOTE 1: Please refer to the Application Information section, "Wiring the Differential Input to Accept Single Ended Levels".

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V_{DD}	3.6V
Inputs, V _I	-0.3V to V_{DD} + 0.3V
Outputs, V _o	-0.3V to V_{DDO} + 0.3V
Input Current, I _{IN}	±20mA
Storage Temperature, T_{STG}	-40°C to 125°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

	, DD	, ,					
Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V _{IH}	Input High Voltage	LVCMOS_CLK		2.4		V _{DD}	V
V _{IL}	Input Low Voltage	LVCMOS_CLK				0.8	V
V _{PP}	Peak-to-Peak Input Voltage	PCLK, nPCLK		500		1000	mV
V _{CMR}	Input Common Mode Voltage; NOTE 1, 2	PCLK, nPCLK		V _{DD} - 1.4		V _{DD} - 0.6	V
I _{IN}	Input Current					±200	μA
V _{OH}	Output High Voltage		I _{он} = -20mA	2.4			V
V _{ol}	Output Low Voltage		I _{oL} = 20mA			0.5	V
I _{DD}	Core Supply Current					25	mA

TABLE 4A. DC CHARACTERISTICS, $V_{DD} = V_{DDO} = 3.3V \pm 5\%$, TA = 0° TO 70°

NOTE 1: For single ended applications, the maximum input voltage for PCLK, nPCLK is V_{DD} + 0.3V.

NOTE 2: Common mode voltage is defined as V_{H} .

TABLE 5A. AC CHARACTERISTICS,	$V_{DD} = V$	_{DDO} = 3.3V	± 5%,	$TA = 0^{\circ}$	то 70 °
-------------------------------	--------------	-----------------------	-------	------------------	----------------

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
f _{MAX}	Output Frequency					250	MHz
+	Propagation Delay	PCLK, nPCLK; NOTE 1, 5	$f \le 150 MHz$	1.6		3.0	ns
° pLH	FTOPAGALION Delay	LVCMOS_CLK; NOTE 2, 5	$f \le 150 MHz$	1.8		3.0	ns
+	Propagation Dolov	PCLK, nPCLK; NOTE 1, 5	f > 150MHz	1.6		3.3	ns
^с _{р∟н}	Fropagation Delay	LVCMOS_CLK; NOTE 2, 5	f > 150MHz	1.8		3.2	ns
tok(o)	Output Skew;	PCLK, nPCLK	Measured on			150	ps
ISK(U)	NOTE 3, 5	LVCMOS_CLK	rising edge @V _{DDO} /2			150	ps
tak(nn)	Part-to-Part Skew;	PCLK, nPCLK	f ≤ 150MHz			1.4	ns
isk(pp)	NOTE 6	LVCMOS_CLK	f ≤ 150MHz			1.2	ns
tal/mm)	Part-to-Part Skew;	PCLK, nPCLK	f > 150MHz			1.7	ns
tsk(pp)	NOTE 6	LVCMOS_CLK	f > 150MHz			1.4	ns
tal/mm)	Part-to-Part Skew;	PCLK, nPCLK	Measured on			850	ps
tsk(pp)	NOTE 4, 5	LVCMOS_CLK	rising edge @V _{DDO} /2			750	ps
tjit	Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter section, NOTE 7				0.03		ps
t _R /t _F	Output Rise/Fall Tim	e	0.5 to 2.4V	0.3		1.1	ns
ode			f < 134MHz	45	50	55	%
			$134MHz \le f \le 250MHz$	40	50	60	%

All parameters measured at 200MHz unless noted otherwise.

NOTE 1: Measured from the differential input crossing point to the output $V_{DDO}/2$.

NOTE 2: Measured from $V_{\mbox{\tiny DD}}/2$ to $V_{\mbox{\tiny DDO}}/2.$

NOTE 3: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at $V_{_{DDO}}/2$. NOTE 4: Defined as skew between outputs on different devices operating at the same supply voltages, same temperature, and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at $V_{_{DDO}}/2$.

NOTE 5: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 6: Defined as skew between outputs on different devices, across temperature and voltage ranges, and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at $V_{DDO}/2$.

NOTE 7: Driving only one input clock.

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V _{IH}	Input High Voltage	LVCMOS_CLK		2.4		V _{DD}	V
V _{IL}	Input Low Voltage	LVCMOS_CLK				0.8	V
V _{PP}	Peak-to-Peak Input Voltage	PCLK, nPCLK		300		1000	mV
V _{CMR}	Input Common Mode Voltage; NOTE 1, 2	PCLK, nPCLK		V _{DD} - 1.4		V _{DD} - 0.6	V
I _{IN}	Input Current					±200	μA
V _{OH}	Output High Voltage		I _{он} = -20mA	1.8			V
V _{ol}	Output Low Voltage		I _{oL} = 20mA			0.5	V
I _{DD}	Core Supply Current					25	mA

TABLE 4B. DC CHARACTERISTICS, $V_{DD} = 3.3V \pm 5\%$, $V_{DDO} = 2.5V \pm 5\%$, TA = 0° to 70°

NOTE 1: For single ended applications, the maximum input voltage for PCLK, nPCLK is V_{DD} + 0.3V.

NOTE 2: Common mode voltage is defined as V_{II}.

ABLE 5B. AC CHARACTERISTICS,	$V_{DD} = 3.3$	$V \pm 5\%, V_{DDO} =$	= 2.5V ± 5%,	$T_A = 0^\circ$ to 70°
------------------------------	----------------	------------------------	--------------	-------------------------------

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
f _{MAX}	Output Frequency					250	MHz
+	Propagation Dolay	PCLK, nPCLK; NOTE 1, 5	f ≤ 150MHz	1.7		3.2	ns
′ pLH	FTOPAGALION Delay	LVCMOS_CLK; NOTE 2, 5	f ≤ 150MHz	1.7		3.0	ns
+	Propagation Dolay	PCLK, nPCLK; NOTE 1, 5	f > 150MHz	1.6		3.4	ns
t _{pLH}	FTOPAGALION Delay	LVCMOS_CLK; NOTE 2, 5	f > 150MHz	1.8		3.3	ns
tok(o)	Output Skew;	PCLK, nPCLK	Measured on			150	ps
tsk(0)	NOTE 3, 5	LVCMOS_CLK	rising edge @V _{DDO} /2			150	ps
tak(nn)	Part-to-Part Skew;	PCLK, nPCLK	f ≤ 150MHz			1.5	ns
isk(pp)	NOTE 6	LVCMOS_CLK	f ≤ 150MHz			1.3	ns
tok(nn)	Part-to-Part Skew;	PCLK, nPCLK	f > 150MHz			1.8	ns
isk(pp)	NOTE 6	LVCMOS_CLK	f > 150MHz			1.5	ns
tak(nn)	Part-to-Part Skew;	PCLK, nPCLK	Measured on			850	ps
isk(pp)	NOTE 4, 5	LVCMOS_CLK	rising edge @V _{DDO} /2			750	ps
tjit	Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter section, NOTE 7				0.03		ps
t _R /t _F	Output Rise/Fall Tim	e	0.5 to 1.8V	0.3		1.2	ns
odc	Output Duty Cycle		f < 134MHz	45	50	55	%

All parameters measured at 200MHz unless noted otherwise.

NOTE 1: Measured from the differential input crossing point to the output $V_{DDO}/2$.

NOTE 2: Measured from $V_{DD}/2$ to $V_{DDO}/2$.

NOTE 3: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at $V_{DDO}/2$. NOTE 4: Defined as skew between outputs on different devices operating at the same supply voltages, same temperature, and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at $V_{DDO}/2$.

NOTE 5: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 6: Defined as skew between outputs on different devices, across temperature and voltage ranges, and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at $V_{DDO}/2$.

NOTE 7: Driving only one input clock.

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V _{IH}	Input High Voltage	LVCMOS_CLK		2		V _{DD}	V
V _{IL}	Input Low Voltage	LVCMOS_CLK				0.8	V
V _{pp}	Peak-to-Peak Input Voltage	PCLK, nPCLK		300		1000	mV
V _{cmr}	Input Common Mode Voltage; NOTE 1, 2	PCLK, nPCLK		V _{DD} - 1.4		V _{DD} - 0.6	V
I _{IN}	Input Current					±200	μA
V _{он}	Output High Voltage		I _{он} = -12mA	1.8			V
V _{ol}	Output Low Voltage		I _{oL} = 12mA			0.5	V
I _{DD}	Core Supply Current					25	mA

TABLE 4C. DC Characteristics, $V_{DD} = V_{DDO} = 2.5V \pm 5\%$, TA = 0° to 70°

NOTE 1: For single ended applications, the maximum input voltage for PCLK, nPCLK is V_{DD} + 0.3V.

NOTE 2: Common mode voltage is defined as V_{μ} .

TABLE 5C. AC Characteristics, $V_{DD} = V_{DDO} = 2.5V \pm 5\%$, TA = 0° to 70°

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
f _{MAX}	Output Frequency					200	MHz
t _{pLH}	Propagation Delay;	PCLK, nPCLK; NOTE 1, 5	f ≤ 150MHz	1.2		3.8	ns
		LVCMOS_CLK; NOTE 2, 5	f ≤ 150MHz	1.5		3.2	ns
t _{pLH}	Propagation Delay;	PCLK, nPCLK; NOTE 1, 5	f > 150MHz	1.5		3.7	ns
		LVCMOS_CLK; NOTE 2, 5	f > 150MHz	2		3.6	ns
tsk(o)	Output Skew; NOTE 3, 5	PCLK, nPCLK	Measured on rising edge @V _{DDO} /2			200	ps
		LVCMOS_CLK				200	ps
tsk(pp)	Part-to-Part Skew; NOTE 6	PCLK, nPCLK	f ≤ 150MHz			2.6	ns
		LVCMOS_CLK	f ≤ 150MHz			1.7	ns
tsk(pp)	Part-to-Part Skew; NOTE 6	PCLK, nPCLK	f > 150MHz			2.2	ns
		LVCMOS_CLK	f > 150MHz			1.7	ns
tsk(pp)	Part-to-Part Skew; NOTE 4, 5	PCLK, nPCLK	Measured on			1.2	ns
		LVCMOS_CLK	rising edge @V _{DDO} /2			1.0	ns
tjit	Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter section, NOTE 7				0.03		ps
t _R /t _F	Output Rise/Fall Time		0.5 to 1.8V	0.3		1.2	ns
odc	Output Duty Cycle		f < 134MHz	45		55	%

All parameters measured at 200MHz unless noted otherwise.

NOTE 1: Measured from the differential input crossing point to the output $V_{DDO}/2$.

NOTE 2: Measured from $V_{DD}/2$ to $V_{DDD}/2$. NOTE 3: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at $V_{DDD}/2$. NOTE 4: Defined as skew between outputs on different devices operating at the same supply voltages, same temperature,

and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at V_{onc}/2.

NOTE 5: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 6: Defined as skew between outputs on different devices, across temperature and voltage ranges,

and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at $V_{\text{DDO}}/2$. NOTE 7 Driving only one input clock.

Additive Phase Jitter

The spectral purity in a band at a specific offset from the fundamental compared to the power of the fundamental is called the *dBc Phase Noise*. This value is normally expressed using a Phase noise plot and is most often the specified plot in many applications. Phase noise is defined as the ratio of the noise power present in a 1Hz band at a specified offset from the fundamental frequency to the power value of the fundamental. This ratio is expressed in decibels (dBm) or a ratio of the power in the 1Hz band to the power in the fundamental. When the required offset is specified, the phase noise is called a *dBc* value, which simply means dBm at a specified offset from the fundamental. By investigating jitter in the frequency domain, we get a better understanding of its effects on the desired application over the entire time record of the signal. It is mathematically possible to calculate an expected bit error rate given a phase noise plot.



OFFSET FROM CARRIER FREQUENCY (Hz)

As with most timing specifications, phase noise measurements have issues. The primary issue relates to the limitations of the equipment. Often the noise floor of the equipment is higher than the noise floor of the device. This is illustrated above. The device meets the noise floor of what is shown, but can actually be lower. The phase noise is dependant on the input source and measurement equipment.



PARAMETER MEASUREMENT INFORMATION



APPLICATION INFORMATION

WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

Figure 1 shows how the differential input can be wired to accept single ended levels. The reference voltage V_REF = $V_{DD}/2$ is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio

of R1 and R2 might need to be adjusted to position the V_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and V_{DD} = 3.3V, V_REF should be 1.25V and R2/R1 = 0.609.



LVPECL CLOCK INPUT INTERFACE

The PCLK /nPCLK accepts LVPECL, CML, SSTL and other differential signals. Both V_{SWING} and V_{OH} must meet the V_{PP} and V_{CMR} input requirements. *Figures 2A to 2F* show interface examples for the PCLK/nPCLK input driven by the most common driver types. The input interfaces suggested here are examples

3.3V 3.3V CML Zo = 50 Ohm Zo = 50 Ohm PCLK PCLK PCLK PCLK PCLK PCLK PCLK PCLK PCLK

FIGURE 2A. PCLK/nPCLK INPUT DRIVEN BY AN OPEN COLLECTOR CML DRIVER



FIGURE 2C. PCLK/nPCLK INPUT DRIVEN BY A 3.3V LVPECL DRIVER





only. If the driver is from another vendor, use their termination recommendation. Please consult with the vendor of the driver component to confirm the driver termination requirements.



FIGURE 2B. PCLK/nPCLK INPUT DRIVEN BY A BUILT-IN PULLUP CML DRIVER



FIGURE 2D. PCLK/nPCLK INPUT DRIVEN BY A 3.3V LVPECL DRIVER WITH AC COUPLE





RELIABILITY INFORMATION

TABLE 6. $\theta_{JA} \text{vs.}$ Air Flow Table for 32 Lead LQFP

	0	200	500
Single-Layer PCB, JEDEC Standard Test Boards	67.8°C/W	55.9°C/W	50.1°C/W
Multi-Layer PCB, JEDEC Standard Test Boards	47.9°C/W	42.1°C/W	39.4°C/W

TRANSISTOR COUNT

The transistor count for 83940D is: 820



PACKAGE OUTLINE - Y SUFFIX FOR 32 LEAD LQFP

TABLE 7. PACKAGE DIMENSIONS

0////00/	BBA			
SYMBOL	MINIMUM	NOMINAL	MAXIMUM	
Ν		32		
Α			1.60	
A1	0.05		0.15	
A2	1.35	1.40	1.45	
b	0.30	0.37	0.45	
с	0.09		0.20	
D	9.00 BASIC			
D1	7.00 BASIC			
D2	5.60 Ref.			
Е	9.00 BASIC			
E1	7.00 BASIC			
E2	5.60 Ref.			
е	0.80 BASIC			
L	0.45	0.60	0.75	
θ	0°		7°	
ccc			0.10	

Reference D 95. IVIS-026

TABLE 8. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Pack- aging	Temperature
83940DYLF	ICS83940DYLF	32 Lead "Lead Free" LQFP	Tray	0°C to 70°C
83940DYLFT	ICS83940DYLF	32 Lead "Lead Free" LQFP	Tape and Reel	0°C to 70°C

REVISION HISTORY SHEET							
Rev	Table	Page	Description of Change	Date			
A	T5A	4	 3.3V AC Characteristics table - tsk(pp) Test Conditions, replaced "<" with "≤"; corrected Units to "ns" from "ps". odc - corrected Test Conditions to read "134MHz ≤ f ≤ 250MHz", from "f ≤ 250MHz". 				
	T5B	5	3.3V/2.5V AC Characteristics table - tsk(pp) Test Conditions, replaced "<" with " \leq "; corrected Units to read "ns" from "ps".	10/11/02			
	T5C	6	2.5V AC Characteristics table - tsk(pp) Test Conditions, replaced "<" with " \leq "; corrected Units to "ns" from "ps".				
A		2	Pin Characteristics table - changed R_{OUT} 25Ω maximum to 28Ω maximum. Delete R_{PULLUP} row.				
	T2		3.3V Output Load AC Test Circuit diagram - corrected GND equation to read -1.65V from -1.165V	12/12/02			
		7	Added LVTTL to title. Updated format.				
В	T1 T2 T5A T5B T5C	2 2 4 5 6 7 10 11	Pin Description Table - added Pullup and Pulldown to Pin 6, nPCLK. Pin Characteristics Table - added R _{PULLUP} row. Added tjit row. Added tjit row. Added tjit row. Added Additive Phase Jitter section. Updated Single Ended Signal Driving Differential Input diagram. Added LVPECL Clock Interface section.	10/9/03			
в	T5A - T5C	1 4 - 6 11 14	Added "Lead-Free" bullet to Features section. Added NOTE 7. Updated LVPECL Clock Input Interface section. Ordering Information table - added "Lead-Free" part number.	6/15/04			
В	Т8	14 16	Updated datasheet's header/footer with IDT from ICS. Removed ICS prefix from Part/Order Number column. Added Contact Page.	8/9/10			
В	Т8	14	Ordering Information - Removed leaded devices. Updated data sheet format.	3/25/15			



Corporate Headquarters 6024 Silver Creek Valley Road San Jose, California 95138

Sales 800-345-7015 or +408-284-8200 Fax: 408-284-2775 www.IDT.com

Technical Support email: clocks@idt.com

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.