

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









#### GENERAL DESCRIPTION


The 83947I-147 is a low skew, 1-to-9 LVCMOS/LVTTL Fanout Buffer. The low impedance LVCMOS/LVTTL outputs are designed to drive  $50\Omega$  series or parallel terminated transmission lines. The effective fanout can be increased from 9 to 18 by utilizing the ability of the outputs to drive two series terminated lines.

Guaranteed output and part-to-part skew characteristics make the 83947I-147 ideal for high performance, 3.3V or 2.5V single ended applications.


### **F**EATURES

- Nine LVCMOS/LVTTL outputs
- Selectable CLK0 and CLK1 can accept the following input levels: LVCMOS and LVTTL
- Maximum output frequency: 250MHz
- Output skew: 115ps (maximum)
- Part-to-part skew: 500ps (maximum)
- Additive phase jitter, RMS: 0.02ps (typical) @ 3.3V
- Full 3.3V or 2.5V operating supply
- -40°C to 85°C ambient operating temperature
- · Lead-free (RoHS 6) packaging

# **BLOCK DIAGRAM**



# PIN ASSIGNMENT



32-Lead LQFP
7mm x 7mm x 1.4mm package body
Y Package
Top View



TABLE 1. PIN DESCRIPTIONS

Number	Name	Туре		Description
1, 8, 9, 12, 16, 17, 20, 24, 25, 29, 32	GND	Power		Power supply ground.
2	CLK_SEL	Input	Pullup	Clock select input. When HIGH, selects CLK1. When LOW, selects CLK0. LVCMOS / LVTTL interface levels.
3, 4	CLK0, CLK1	Input	Pullup	Reference clock inputs. LVCMOS / LVTTL interface levels.
5	CLK_EN	Input	Pullup	Clock enable. LVCMOS / LVTTL interface levels.
6	OE	Input	Pullup	Output enable. LVCMOS / LVTTL interface levels.
7	V <sub>DD</sub>	Power		Core supply pin.
10, 14, 18, 22, 27, 31	$V_{\scriptscriptstyle DDO}$	Power		Output supply pins.
11, 13, 15, 19, 21, 23, 26, 28, 30	Q8, Q7, Q6, Q5, Q4, Q3, Q2, Q1, Q0	Output		Q0 thru Q8 clock outputs. LVCMOS / LVTTL interface levels.

NOTE: Pullup refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance			4		pF
C <sub>PD</sub>	Power Dissipation Capacitance (per output)			12		pF
R <sub>PULLUP</sub>	Input Pullup Resistor			51		ΚΩ
R <sub>OUT</sub>	Output Impedance			7		Ω

TABLE 3. OUTPUT ENABLE AND CLOCK ENABLE FUNCTION TABLE

Cont	rol Inputs	Output		
OE	CLK_EN	Q0:Q8		
0	Х	Hi-Z		
1	0	LOW		
1	1	Follows CLK input		



#### **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage, V<sub>DD</sub> 4.6V

Inputs,  $V_I$  -0.5V to  $V_{DD}$  + 0.5 V

Outputs,  $V_{O}$  -0.5V to  $V_{DDO}$  + 0.5V

Package Thermal Impedance,  $\theta_{JA}$  47.9°C/W (0 Ifpm)

Storage Temperature,  $T_{STG}$  -65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. Power Supply DC Characteristics,  $V_{DD} = V_{DDO} = 3.3V \pm 0.3V$  or  $2.5V \pm 5\%$ , Ta = -40°C to  $85^{\circ}$ C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
.,	Cara Supply Voltage		3.0	3.3	3.6	V
V <sub>DD</sub>	Core Supply Voltage		2.375	2.5	2.625	V
\/	Output Supply Voltage		3.0	3.3	3.6	V
V <sub>DDO</sub>	Output Supply Voltage		2.375	2.5	2.625	V
I <sub>DD</sub>	Input Supply Current				50	mA
I <sub>DDO</sub>	Output Supply Current				9	mA

Table 4B. LVCMOS/LVTTL DC Characteristics,  $V_{DD} = V_{DDO} = 3.3V \pm 0.3V$ , Ta = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V <sub>IH</sub>	Input High Volt	age		2		3.6	V
V <sub>IL</sub>	Input Low Volta	age				0.8	V
I <sub>IN</sub>	Input Current	CLK0, CLK1, OE, CLK_SEL, CLK_EN		-100			μΑ
V <sub>OH</sub>	Output High Voltage; NOTE 1		I <sub>OH</sub> = -20mA	2.5			V
V <sub>OL</sub>	Output Low Voltage; NOTE 1		I <sub>OL</sub> = 20mA			0.4	V

NOTE 1: Outputs terminated with  $50\Omega$  to  $V_{DDO}/2$ . See Parameter Measurement Information Section, 3.3V Output Load Test Circuit Diagram.

Table 4B. LVCMOS/LVTTL DC Characteristics,  $V_{DD} = V_{DDO} = 2.5V \pm 5\%$ , Ta = -40°C to 85°C

Symbol	Parameter	Parameter		Minimum	Typical	Maximum	Units
V <sub>IH</sub>	Input High Voltage			2		V <sub>DD</sub> + 0.3	V
\ <u></u>	Input Low Voltage	CLK0, CLK1		-0.3		1.3	V
V <sub>IL</sub>	Input Low Voltage	CLK_SEL, CLK_EN, OE		-0.3		0.8	V
I <sub>IH</sub>	Input High Current	CLK0, CLK1, OE, CLK_ SEL, CLK_EN	$V_{DD} = V_{IN} = 2.625V$			5	μΑ
I <sub>IL</sub>	Input Low Current	CLK0, CLK1, OE, CLK_ SEL, CLK_EN	$V_{DD} = 32.625V,$ $V_{IN} = 0V$	-150			μΑ
V <sub>OH</sub>	Output High Voltage; NOTE 1			1.8			V
$V_{OL}$	Output Low Voltage;	NOTE 1				0.5	V

NOTE 1: Outputs terminated with  $50\Omega$  to  $V_{DDO}/2$ . See Parameter Measurement Information Section, 2.5V Output Load Test Circuit Diagram.



**Table 5A. AC Characteristics,**  $V_{DD} = V_{DDO} = 3.3V \pm 0.3V$ ,  $T_A = -40^{\circ}C$  to  $85^{\circ}C$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>MAX</sub>	Output Frequency				250	MHz
t <sub>PD</sub>	Propagation Delay, NOTE 1	f ≤ 250MHZ	2		4.2	ns
tsk(o)	Output Skew; NOTE 2, 5	Measured on rising edge @V <sub>DDO</sub> /2			115	ps
tsk(pp)	Part-to-Part Skew; NOTE 3, 5	Measured on rising edge $@V_{DDO}/2$			500	ps
tjit(Ø)	Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter Section	(12KHz to 20MHz)		0.2		ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time	0.8V to 2.0V	0.2		1	ns
t <sub>PW</sub>	Output Pulse Width	f > 133MHz	t <sub>Period</sub> /2 - 1		t <sub>Period</sub> /2 + 1	ns
odc	Output Duty Cycle	f ≤ 133MHz	40		60	%
t <sub>EN</sub>	Output Enable Time; NOTE 4				10	ns
t <sub>DIS</sub>	Output Disable Time; NOTE 4				10	ns
t <sub>s</sub>	Clock Enable Setup Time		0			ns
t <sub>s</sub>	Clock Enable Hold Time		1			ns

All parameters measured at frequencies less than or equal to 250MHz unless noted otherwise.

NOTE 1: Measured from  $V_{DD}/2$  of the input to  $V_{DDO}/2$  of the output.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at V<sub>ppq</sub>/2.

NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages and with

equal load conditions. Using the same type of inputs on each device, the outputs are measured at  $V_{\rm DDO}/2$ .

NOTE 4: These parameters are guaranteed by characterization. Not tested in production.

NOTE 5: This parameter is defined in accordance with JEDEC Standard 65.

Table 5B. AC Characteristics,  $V_{DD} = V_{DDO} = 2.5V \pm 5\%$ , Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>MAX</sub>	Output Frequency				250	MHz
t <sub>PD</sub>	Propagation Delay, NOTE 1	f ≤ 250MHZ	2.4		4.5	ns
tsk(o)	Output Skew; NOTE 2, 5	Measured on rising edge @V <sub>DDO</sub> /2			130	ps
tsk(pp)	Part-to-Part Skew; NOTE 3, 5	Measured on rising edge @V <sub>DDO</sub> /2			600	ps
tjit(Ø)	Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter Section	(12KHz to 20MHz)		0.1		ps
$t_R / t_F$	Output Rise/Fall Time	20% - 80%	300		800	ps
t <sub>PW</sub>	Output Pulse Width		t <sub>Period</sub> /2 - 1.2		t <sub>Period</sub> /2 + 1.2	ns
t <sub>EN</sub>	Output Enable Time; NOTE 4				10	ns
t <sub>DIS</sub>	Output Disable Time; NOTE 4				10	ns
t <sub>s</sub>	Clock Enable Setup Time		0			ns
t <sub>s</sub>	Clock Enable Hold Time		1			ns

All parameters measured at frequencies less than or equal to 250MHz unless noted otherwise.

NOTE 1: Measured from  $V_{DD}/2$  of the input to  $V_{DDO}/2$  of the output. NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at  $V_{DDO}/2$ .

NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages and with

equal load conditions. Using the same type of inputs on each device, the outputs are measured at V<sub>ppq</sub>/2.

NOTE 4: These parameters are guaranteed by characterization. Not tested in production.


NOTE 5: This parameter is defined in accordance with JEDEC Standard 65.



#### **ADDITIVE PHASE JITTER**

The spectral purity in a band at a specific offset from the fundamental compared to the power of the fundamental is called the *dBc Phase Noise*. This value is normally expressed using a Phase noise plot and is most often the specified plot in many applications. Phase noise is defined as the ratio of the noise power present in a 1Hz band at a specified offset from the fundamental frequency to the power value of the fundamental. This ratio is expressed in decibels (dBm) or a ratio of the power in the

1Hz band to the power in the fundamental. When the required offset is specified, the phase noise is called a *dBc* value, which simply means dBm at a specified offset from the fundamental. By investigating jitter in the frequency domain, we get a better understanding of its effects on the desired application over the entire time record of the signal. It is mathematically possible to calculate an expected bit error rate given a phase noise plot.





As with most timing specifications, phase noise measurements have issues. The primary issue relates to the limitations of the equipment. Often the noise floor of the equipment is higher than the noise floor of the device. This is illustrated above. The

device meets the noise floor of what is shown, but can actually be lower. The phase noise is dependant on the input source and measurement equipment.



# PARAMETER MEASUREMENT INFORMATION







#### 3.3V OUTPUT LOAD AC TEST CIRCUIT




2.5V OUTPUT LOAD AC TEST CIRCUIT






#### PART-TO-PART SKEW

# **OUTPUT SKEW**






#### PROPAGATION DELAY

#### OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD





### 3.3V OUTPUT RISE/FALL TIME

2.5V OUTPUT RISE/FALL TIME



### **APPLICATION SCHEMATIC EXAMPLE**

Figure 1 shows an example of 83947I-147 application schematic. In this example, the device is operated at  $V_{\rm cc}$ =3.3V. The decoupling capacitors should be located as close as possible to the power pin. The input is driven by a 3.3V LVCMOS driver.

For the LVCMOS output drivers, only one termination example is shown in this schematic. Additional termination approaches are shown in the LVCMOS Termination Application Note (refer to ICS website).




FIGURE 1. 83947I-147 SCHEMATIC LAYOUT



# **RELIABILITY INFORMATION**

# Table 6. $\theta_{\rm JA}{\rm vs.}$ Air Flow Table for 32 Lead LQFP

# θJA by Velocity (Linear Feet per Minute)

 O
 200
 500

 Single-Layer PCB, JEDEC Standard Test Boards
 67.8°C/W
 55.9°C/W
 50.1°C/W

 Multi-Layer PCB, JEDEC Standard Test Boards
 47.9°C/W
 42.1°C/W
 39.4°C/W

**NOTE:** Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

#### **TRANSISTOR COUNT**

The transistor count for 83947I-147 is: 1040



#### PACKAGE OUTLINE - Y SUFFIX FOR 32 LEAD LQFP




TABLE 7. PACKAGE DIMENSIONS

JEDEC VARIATION ALL DIMENSIONS IN MILLIMETERS					
CVMDOL	BBA				
SYMBOL	МІМІМИМ	NOMINAL	MAXIMUM		
N		32			
Α			1.60		
A1	0.05		0.15		
A2	1.35	1.40	1.45		
b	0.30	0.37	0.45		
С	0.09		0.20		
D		9.00 BASIC			
D1		7.00 BASIC			
D2		5.60 Ref.			
E		9.00 BASIC			
E1		7.00 BASIC			
E2		5.60 Ref.			
е		0.80 BASIC			
L	0.45	0.60	0.75		
θ	0°		7°		
ccc			0.10		

Reference Document: JEDEC Publication 95, MS-026



#### Table 8. Ordering Information

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
83947AYI-147LF	ICS947AI147L	Lead-Free, 32 Lead LQFP	Tray	-40°C to 85°C
83947AYI-147LFT	ICS947AI147L	Lead-Free, 32 Lead LQFP	Tape & Reel	-40°C to 85°C



	REVISION HISTORY SHEET						
Rev	Table	Page	Description of Change	Date			
А	Т8	10 12	Updated datasheet's header/footer with IDT from ICS. Removed ICS prefix from Part/Order Number column. Added Contact Page.	8/12/10			
А	Т8	10	Ordering Information Table - added lead-free ordering information.  Deleted non lead-free ordering information. Deleted tape & reel count.	2/27/13			
А			Removed ICS from part numbers where needed. Updated header and footer.	3/18/16			





Corporate Headquarters 6024 Silver Creek Valley Road San Jose, CA 95138 USA www.IDT.com Sales

1-800-345-7015 or 408-284-8200 Fax: 408-284-2775 www.IDT.com/go/sales **Tech Support** 

www.idt.com/go/support

DISCLAIMER Integrated Device Technology, Inc. (IDT) reserves the right to modify the products and/or specifications described herein at any time, without notice, at IDT's sole discretion. Performance specifications and operating parameters of the described products are determined in an independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are trademarks or registered trademarks of IDT and its subsidiaries in the United States and other countries. Other trademarks used herein are the property of IDT or their respective third party owners.

For datasheet type definitions and a glossary of common terms, visit www.idt.com/go/glossary.

Copyright ©2016 Integrated Device Technology, Inc. All rights reserved.