# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



## ICS844246D

## FemtoClock<sup>®</sup> Crystal-to-LVDS Frequency Synthesizer w/Integrated Fanout Buffer

### DATA SHEET

## **General Description**

The ICS844246D is a Crystal-to-LVDS Clock Synthesizer/Fanout Buffer designed for Fibre Channel frequencies and Gigabit Ethernet applications. The output frequency can be set using the frequency select pins and a 25MHz crystal for Ethernet frequencies, or a 26.5625MHz crystal for a Fibre Channel. The low phase noise characteristics of the ICS844246D make it an ideal clock for these demanding applications.


### **Features**

- Six LVDS output pairs
- Crystal oscillator interface
- Output frequency range: 50MHz to 333.3333MHz
- Crystal input frequency range: 25MHz to 33.333MHz
- RMS phase jitter @ 125MHz, using a 25MHz crystal (1.875MHz 20MHz): 0.416ps (typical)
- Full 3.3V or mixed 3.3V core, 2.5V output supply modes
- 0°C to 70°C ambient operating temperature
- Available in lead-free (RoHS 6) package


	Inputs		Function				
FB_SEL	N_SEL1	N_SEL0	M Divide	N Divide	M/N		
0	0	0	20	2	10		
0	0	1	20	4	5		
0	1	0	20	5	4		
0	1	1	20	8	2.5 (default)		
1	0	0	24	3	8		
1	0	1	24	4	6		
1	1	0	24	6	4		
1	1	1	24	12	2		

## Select Function Table

## **Block Diagram**



## **Pin Assignment**



#### 4.4mm x 7.8mm x 0.925mm package body G Package Top View

Number	Name	Ţ	уре	Description
1, 2	V <sub>DDO</sub>	Power		Output supply pins.
3, 4	nQ2, Q2	Output		Differential output pair. LVDS interface levels.
5, 6	nQ1, Q1	Output		Differential output pair. LVDS interface levels.
7, 8	nQ0, Q0	Output		Differential output pair. LVDS interface levels.
9	PLL_BYPASS	Input	Pullup	Selects between the PLL and crystal inputs as the input to the dividers. When LOW, selects PLL. When HIGH, bypasses the PLL. LVCMOS / LVTTL interface levels.
10	V <sub>DDA</sub>	Power		Analog supply pin.
11	V <sub>DD</sub>	Power		Core supply pin.
12	FB_SEL	Input	Pulldown	Feedback frequency select pin. LVCMOS/LVTTL interface levels.
13 14	XTAL_IN, XTAL_OUT	Input		Crystal oscillator interface. XTAL_IN is the input. XTAL_OUT is the output.
15, 18	N_SEL0, N_SEL1	Input	Pullup	Output frequency select pin. LVCMOS/LVTTL interface levels.
16, 17	GND	Power		Power supply ground.
19, 20	nQ5, Q5	Output		Differential output pair. LVDS interface levels.
21, 22	nQ4, Q4	Output		Differential output pair. LVDS interface levels.
23, 24	nQ3, Q3	Output		Differential output pair. LVDS interface levels.

## Table 1. Pin Descriptions

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

## **Table 2. Pin Characteristics**

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance			4		pF
R <sub>PULLUP</sub>	Input Pullup Resistor			51		kΩ
R <sub>PULLDOWN</sub>	Input Pulldown Resistor			51		kΩ

## **Function Tables**

#### Table 3. Crystal Function Table

	Inputs	;			Function		
XTAL (MHz)	FB_SEL	N_SEL1	N_SEL0	М	VCO (MHz)	Ν	Output Frequency (MHz)
25	0	0	0	20	500	2	250
25	0	0	1	20	500	4	125
25	0	1	0	20	500	5	100
25	0	1	1	20	500	8	62.5
25	1	0	0	24	600	3	200
25	1	0	1	24	600	4	150
25	1	1	0	24	600	6	100
25	1	1	1	24	600	12	50
26.5625	0	1	0	20	531.25	5	106.25
26.5625	1	0	0	24	637.5	3	212.5
26.5625	1	0	1	24	637.5	4	159.375
26.5625	1	1	0	24	637.5	6	106.25
26.5625	1	1	1	24	637.5	12	53.125
30	0	0	0	20	600	2	300
30	0	0	1	20	600	4	150
30	0	1	0	20	600	5	120
30	0	1	1	20	600	8	75
31.25	0	0	0	20	625	2	312.5
31.25	0	0	1	20	625	4	156.25
31.25	0	1	0	20	625	5	125
31.25	0	1	1	20	625	8	78.125
33.3333	0	0	0	20	666.6667	2	333.3333
33.3333	0	0	1	20	666.6667	4	166.6667
33.3333	0	1	0	20	666.6667	5	133.3333
33.3333	0	1	1	20	666.6667	8	83.3333

## **Absolute Maximum Ratings**

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics or AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Item	Rating
Supply Voltage, V <sub>DD</sub>	4.6V
Inputs, V <sub>I</sub> XTAL_IN Other Inputs	0V to V <sub>DD</sub> -0.5V to V <sub>DD</sub> + 0.5V
Outputs, I <sub>O</sub> (LVDS) Continuos Current Surge Current	10mA 15mA
Package Thermal Impedance, $\theta_{JA}$	32.1°C/W (0 mps)
Storage Temperature, T <sub>STG</sub>	-65°C to 150°C

## **DC Electrical Characteristics**

Table 4A. LVDS Power Supply DC Characteristics,  $V_{DD} = V_{DDO} = 3.3V \pm 5\%$ ,  $T_A = 0^{\circ}C$  to  $70^{\circ}C$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>DD</sub>	Core Supply Voltage		3.135	3.3	3.465	V
$V_{DDA}$	Analog Supply Voltage		V <sub>DD</sub> – 0.10	3.3	V <sub>DD</sub>	V
V <sub>DDO</sub>	Output Supply Voltage		3.135	3.3	3.465	V
I <sub>DD</sub>	Power Supply Current				170	mA
I <sub>DDA</sub>	Analog Supply Current				10	mA
I <sub>DDO</sub>	Output Supply Current				100	mA

#### Table 4B. LVDS Power Supply DC Characteristics, $V_{DD} = 3.3V \pm 5\%$ , $V_{DDO} = 2.5V \pm 5\%$ , $T_A = 0^{\circ}C$ to $70^{\circ}C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
$V_{DD}$	Core Supply Voltage		3.135	3.3	3.465	V
$V_{DDA}$	Analog Supply Voltage		V <sub>DD</sub> – 0.10	3.3	V <sub>DD</sub>	V
V <sub>DDO</sub>	Output Supply Voltage		2.375	2.5	2.625	V
I <sub>DD</sub>	Power Supply Current				165	mA
I <sub>DDA</sub>	Analog Supply Current				10	mA
I <sub>DDO</sub>	Output Supply Current				98	mA

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V <sub>IH</sub>	Input High Volta	ge	V <sub>DD</sub> = 3.465V	2		V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	Input Low Voltag	ge	V <sub>DD</sub> = 3.465V	-0.3		0.8	V
I <sub>IH</sub>	Input	N_SEL[0:1], PLL_BYPASS	V <sub>DD</sub> = V <sub>IN</sub> = 3.465V or 2.625V			5	μA
	High Current	FB_SEL	V <sub>DD</sub> = V <sub>IN</sub> = 3.465V or 2.625V			150	μA
I <sub>IL</sub>	Input	N_SEL[0:1], PLL_BYPASS	$V_{DD} = 3.465 V \text{ or } 2.625 V, V_{IN} = 0 V$	-150			μA
12	Low Current	FB_SEL	$V_{DD} = 3.465V \text{ or } 2.625V, V_{IN} = 0V$	-5			μA

#### Table 4C. LVCMOS/LVTTL DC Characteristics, $V_{DD} = 3.3V \pm 5\%$ $V_{DDO} = 3.3V \pm 5\%$ or $2.5V \pm 5\%$ , $T_A = 0^{\circ}C$ to $70^{\circ}C$

#### Table 4D. LVDS DC Characteristics, $V_{DD} = V_{DDO} = 3.3V \pm 5\%$ , $T_A = 0^{\circ}C$ to $70^{\circ}C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>OD</sub>	Differential Output Voltage		247		454	mV
$\Delta V_{OD}$	V <sub>OD</sub> Magnitude Change				100	mV
V <sub>OS</sub>	Offset Voltage		1.10		1.50	V
$\Delta V_{OS}$	V <sub>OS</sub> Magnitude Change				120	mV

#### Table 4E. LVDS DC Characteristics, $V_{DD} = 3.3V \pm 5\%$ , $V_{DDO} = 2.5V \pm 5\%$ , $T_A = 0^{\circ}C$ to $70^{\circ}C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>OD</sub>	Differential Output Voltage		247		454	mV
$\Delta V_{OD}$	V <sub>OD</sub> Magnitude Change				100	mV
V <sub>OS</sub>	Offset Voltage		1.10		1.50	V
$\Delta V_{OS}$	V <sub>OS</sub> Magnitude Change				120	mV

#### Table 5. Crystal Characteristics

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation			Fundamenta	al	
Frequency		25		33.333	MHz
Equivalent Series Resistance (ESR)				50	Ω
Shunt Capacitance				7	pF

NOTE: Characterized using an 18pF parallel resonant crystal.

## **AC Electrical Characteristics**

Table 6A. LVDS AC Characteristics	$\mathbf{s}, \mathbf{V}_{DD} = \mathbf{V}_{DDO}$	$= 3.3V \pm 5\%$ ,	$T_A = 0^\circ C$ to $70^\circ C$
-----------------------------------	--	--------------------	-----------------------------------

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
		$PLL_BYPASS = 0$	50		333.33	MHz
f <sub>OUT</sub>	Output Frequency	25MHz crystal, PLL_BYPASS = 1 (default)		3.125		MHz
<i>t</i> jit(Ø)	RMS Phase Jitter (Random); NOTE 1	125MHz, Integration Range: 1.875MHz – 20MHz		0.416	0.56	ps
tsk(o)	Output Skew; NOTE 2, 3				45	ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time	20% to 80%	220		380	ps
odc	Output Duty Cycle		45		55	%
t <sub>LOCK</sub>	PLL Lock Time				25	ms

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE 1: See Phase Noise Plot.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at the output differential crossing points.

NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.

#### Table 6B. LVDS AC Characteristics, $V_{DD}$ = 3.3V ± 5%, $V_{DDO}$ = 2.5V ± 5%, $T_A$ = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
		$PLL_BYPASS = 0$	50		333.33	MHz
f <sub>OUT</sub>	Output Frequency	25MHz crystal, PLL_BYPASS = 1 (default)		3.125		MHz
<i>t</i> jit(Ø)	RMS Phase Jitter (Random); NOTE 1	125MHz, Integration Range: 1.875MHz – 20MHz		0.416	0.56	ps
tsk(o)	Output Skew; NOTE 2, 3				45	ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time	20% to 80%	220		380	ps
odc	Output Duty Cycle		45		55	%
t <sub>LOCK</sub>	PLL Lock Time				25	ms


NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE 1: See Phase Noise Plot.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at the output differential crossing points.

NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.

## **Typical Phase Noise at 125MHz**




**Offset Frequency (Hz)** 


ICS844246DG REVISION A OCTOBER 20, 2011


©2011 Integrated Device Technology, Inc.

## **Parameter Measurement Information**




3.3V Core/3.3V LVDS Output Load AC Test Circuit







3.3V Core/2.5V LVDS Output Load AC Test Circuit



**Output Duty Cycle/Pulse Width/Period** 





**Output Rise/Fall Time** 



**RMS Phase Jitter** 

## Parameter Measurement Information, continued





#### **Differential Output Voltage Setup**



## **Applications Information**

#### **Recommendations for Unused Input and Output Pins**

#### Inputs:

#### **LVCMOS Control Pins**

All control pins have internal pullups or pulldowns; additional resistance is not required but can be added for additional protection. A  $1k\Omega$  resistor can be used.

#### **Outputs:**

#### LVDS Outputs

All unused LVDS output pairs can be either left floating or terminated with  $100\Omega$  across. If they are left floating, there should be no trace attached.

## **Overdriving the XTAL Interface**

The XTAL\_IN input can be overdriven by an LVCMOS driver or by one side of a differential driver through an AC coupling capacitor. The XTAL\_OUT pin can be left floating. The amplitude of the input signal should be between 500mV and 1.8V and the slew rate should not be less than 0.2V/nS. For 3.3V LVCMOS inputs, the amplitude must be reduced from full swing to at least half the swing in order to prevent signal interference with the power rail and to reduce internal noise. *Figure 1A* shows an example of the interface diagram for a high speed 3.3V LVCMOS driver. This configuration requires that the sum of the output impedance of the driver (Ro) and the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the crystal input will attenuate the signal in half. This

can be done in one of two ways. First, R1 and R2 in parallel should equal the transmission line impedance. For most  $50\Omega$  applications, R1 and R2 can be  $100\Omega$ . This can also be accomplished by removing R1 and changing R2 to  $50\Omega$ . The values of the resistors can be increased to reduce the loading for a slower and weaker LVCMOS driver. *Figure 1B* shows an example of the interface diagram for an LVPECL driver. This is a standard LVPECL termination with one side of the driver feeding the XTAL\_IN input. It is recommended that all components in the schematics be placed in the layout. Though some components might not be used, they can be utilized for debugging purposes. The datasheet specifications are characterized and guaranteed by using a quartz crystal as the input.




Figure 1A. General Diagram for LVCMOS Driver to XTAL Input Interface





Figure 1B. General Diagram for LVPECL Driver to XTAL Input Interface

#### **LVDS Driver Termination**

For a general LVDS interface, the recommended value for the termination impedance (Z<sub>T</sub>) is between 90 $\Omega$  and 132 $\Omega$ . The actual value should be selected to match the differential impedance (Z<sub>0</sub>) of your transmission line. A typical point-to-point LVDS design uses a 100 $\Omega$  parallel resistor at the receiver and a 100 $\Omega$  differential transmission-line environment. In order to avoid any transmission-line reflection issues, the components should be surface mounted and must be placed as close to the receiver as possible. IDT offers a full line of LVDS compliant devices with two types of output structures: current source and voltage source. The

standard termination schematic as shown in *Figure 2A* can be used with either type of output structure. *Figure 2B*, which can also be used with both output types, is an optional termination with center tap capacitance to help filter common mode noise. The capacitor value should be approximately 50pF. If using a non-standard termination, it is recommended to contact IDT and confirm if the output structure is current source or voltage source type. In addition, since these outputs are LVDS compatible, the input receiver's amplitude and common-mode input range should be verified for compatibility with the output.



**LVDS** Termination

### **EPAD Thermal Release Path**

In order to maximize both the removal of heat from the package and the electrical performance, a land pattern must be incorporated on the Printed Circuit Board (PCB) within the footprint of the package corresponding to the exposed metal pad or exposed heat slug on the package, as shown in *Figure 3*. The solderable area on the PCB, as defined by the solder mask, should be at least the same size/shape as the exposed pad/slug area on the package to maximize the thermal/electrical performance. Sufficient clearance should be designed on the PCB between the outer edges of the land pattern and the inner edges of pad pattern for the leads to avoid any shorts.

While the land pattern on the PCB provides a means of heat transfer and electrical grounding from the package to the board through a solder joint, thermal vias are necessary to effectively conduct from the surface of the PCB to the ground plane(s). The land pattern must be connected to ground through these vias. The vias act as "heat pipes". The number of vias (i.e. "heat pipes") are application specific and dependent upon the package power dissipation as well as electrical conductivity requirements. Thus, thermal and electrical analysis and/or testing are recommended to determine the minimum number needed. Maximum thermal and electrical performance is achieved when an array of vias is incorporated in the land pattern. It is recommended to use as many vias connected to ground as possible. It is also recommended that the via diameter should be 12 to 13mils (0.30 to 0.33mm) with 1oz copper via barrel plating. This is desirable to avoid any solder wicking inside the via during the soldering process which may result in voids in solder between the exposed pad/slug and the thermal land. Precautions should be taken to eliminate any solder voids between the exposed heat slug and the land pattern. Note: These recommendations are to be used as a guideline only. For further information, refer to the Application Note on the Surface Mount Assembly of Amkor's Thermally/Electrically Enhance Leadframe Base Package, Amkor Technology.




Figure 3. Assembly for Exposed Pad Thermal Release Path - Side View (drawing not to scale)

#### **Schematic Layout**

*Figure 4* shows an example of ICS844246D schematic. In this example, the device is operated at  $V_{DD} = V_{DDO} = 3.3$ V. An 18pF parallel resonant 25MHz to 33.33MHz crystal is used. The load capacitance C1 = 22pF and C2 = 22pF are recommended for frequency accuracy. Depending on the parasitic of the printed circuit board layout, these values might require a slight adjustment to optimize the frequency accuracy. Crystals with other load capacitance specifications can be used. This will require adjusting C1 and C2.

As with any high speed analog circuitry, the power supply pins are vulnerable to random noise. To achieve optimum jitter performance, power supply isolation is required. The ICS844246D provides separate power supplies to isolate noise from coupling into the internal PLL.

In order to achieve the best possible filtering, it is recommended that the placement of the filter components be on the device side of the PCB as close to the power pins as possible. If space is limited, the 0.1 uf capacitor in each power pin filter should be placed on the device side of the PCB and the other components can be on the opposite side of the PCB.

Power supply filter recommendations are a general guideline to be used for reducing external noise from coupling into the devices. The filter performance is designed for a wide range of noise frequencies. This low-pass filter starts to attenuate noise at approximately 10 kHz. If a specific frequency noise component is known, such as switching power supplies frequencies, it is recommended that component values be adjusted and if required, additional filtering be added. Additionally, good general design practices for power plane voltage stability suggests adding bulk capacitance in the local area of all devices.

The schematic example focuses on functional connections and is not configuration specific. Refer to the pin description and functional tables in the datasheet to ensure that the logic control inputs are properly set.




Figure 4. ICS844246D Application Schematic

## **Power Considerations**

This section provides information on power dissipation and junction temperature for the ICS844246D. Equations and example calculations are also provided.

#### 1. Power Dissipation.

The total power dissipation for the ICS844246D is the sum of the core power plus the analog power plus the power dissipated in the load(s). The following is the power dissipation for  $V_{DD} = 3.3V + 5\% = 3.465V$ , which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)<sub>MAX</sub> = V<sub>DD MAX</sub> \* (I<sub>DD MAX</sub> + I<sub>DDA MAX</sub>) = 3.465V \* (170mA + 10mA) = 623.7mW
- Power (outputs)<sub>MAX</sub> = V<sub>DDO MAX</sub> \* I<sub>DDO MAX</sub> = 3.465V \* 100mA = 346.5mW

**Total Power\_**MAX = 623.7mW + 346.5mW = **970.2mW** 

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad, and directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for Tj is as follows: Tj =  $\theta_{JA}$  \* Pd\_total + T<sub>A</sub>

Tj = Junction Temperature

 $\theta_{JA}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

T<sub>A</sub> = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming no air flow and a multi-layer board, the appropriate value is 32.1°C/W per Table 7 below.

Therefore, Tj for an ambient temperature of 70°C with all outputs switching is:

70°C + 0.970W \* 32.1°C/W = 101.14°C. This is below the limit of 125°C.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

#### Table 7. Thermal Resistance $\theta_{JA}$ for 24 Lead TSSOP, E-Pad Forced Convection

$\theta_{JA}$ by Velocity					
Meters per Second	0	1	2.5		
Multi-Layer PCB, JEDEC Standard Test Boards	32.1°C/W	25.5°C/W	24.0°C/W		

## **Reliability Information**

#### Table 8. $\theta_{\text{JA}}$ vs. Air Flow Table for a 24 Lead TSSOP, E-Pad

$\theta_{JA}$ vs. Air Flow					
Meters per Second	0	1	2.5		
Multi-Layer PCB, JEDEC Standard Test Boards	32.1°C/W	25.5°C/W	24.0°C/W		


#### **Transistor Count**

The transistor count for ICS844246D is: 3887

Table 9. Package Dimensions for 24 Lead TSSOP, E-Pad

## Package Outline and Package Dimensions

#### Package Outline - G Suffix for 24 Lead TSSOP, E-Pad



## **Ordering Information**

#### Table 10. Ordering Information

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
844246DGLF	ICS844246DGLF	"Lead-Free" 24 Lead TSSOP, E-Pad	Tube	0°C to 70°C
844246DGLFT	ICS844246DGLF	"Lead-Free" 24 Lead TSSOP, E-Pad	2500 Tape & Reel	0°C to 70°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications, such as those requiring extended temperature ranges, high reliability or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

## We've Got Your Timing Solution



6024 Silver Creek Valley Road San Jose, California 95138

#### l Sales

800-345-7015 (inside USA) +408-284-8200 (outside USA) Fax: 408-284-2775 www.IDT.com/go/contactIDT

#### **Technical Support**

netcom@idt.com +480-763-2056

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.