

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







**DATA SHEET** 

## **General Description**


The ICS87004I-03 is a low skew,  $\div 1$ ,  $\div 2 \div 3$ ,  $\div 4 \div 5$ ,  $\div 6 \div 8$ ,  $\div 16$  LVCMOS/LVTTL Fanout Buffer/Divider. The ICS87004I-03 has selectable clock inputs that accept single ended input levels. Output enable pin controls whether the output is in the active or high impedance state.

The ICS87004I-03 is characterized at 3.3V, 2.5V and mixed 3.3V,2.5V, 3.3V,1.8V, 2.5V,1.8V input/output supply operating modes.Guaranteed bank, output, and part-to-part skew characteristics make the ICS87004I-03 ideal for those applications demanding well defined performance and repeatability.


### **Features**

- Two banks of two LVCMOS/LVTTL outputs
- Selectable LVCMOS/LVTTL clock inputs
- LVCMOS\_CLK supports the following input types: LVCMOS, LVTTL
- · Maximum output frequency: 250MHz
- Output skew: 40ps (typical)
- · Bank skew: 20ps (typical)
- · Part-to-part skew: 60ps (typical)
- Power supply modes: CORE / OUTPUT 3.3V / 3.3V 3.3V / 2.5V 3.3V / 1.8V
  - 2.5V / 2.5V 2.5V / 1.8V
- -40°C to 85°C ambient operating temperature
- Available in lead-free (RoHS 6) package

## **Block Diagram**



## **Pin Assignment**



ICS87004I-03

20-Lead TSSOP 6.50mm x 4.40mm x 0.925mm package body G Package Top View

**Table 1. Pin Descriptions** 

| Number   | Name              | 1      | уре      | Description   |
|----------|-------------------|--------|----------|---|
| 1        | $V_{\mathrm{DD}}$ | Power  |          | Power supply pin.   |
| 2, 3, 4  | NA2, NA1, NA0     | Input  | Pulldown | N divider select pins for Bank A outputs. LVCMOS / LVTTL interface levels.                    |
| 5, 7     | CLK0, CLK1        | Input  | Pulldown | Single-ended clock inputs. LVCMOS / LVTTL interface levels.                                   |
| 6        | CLK_SEL           | Input  | Pulldown | Input clock selection. LVCMOS / LVTTL interface levels. See Table 6.                          |
| 8, 9, 10 | NB2, NB1, NB0     | Input  | Pulldown | N divider select pins for Bank B outputs. LVCMOS / LVTTL interface levels.                    |
| 11       | OEB               | Input  | Pullup   | Output enable control input for Bank B outputs. LVCMOS / LVTTL interface levels. See Table 5. |
| 12, 16   | GND               | Power  |          | Power supply core ground.   |
| 13       | $V_{DDOB}$        | Power  |          | Bank B output supply pin.   |
| 14, 15   | QB0, QB1          | Output |          | Single-ended Bank B clock outputs. LVCMOS / LVTTL interface levels.                           |
| 17, 18   | QA1, QA0          | Output |          | Single-ended Bank A clock outputs. LVCMOS / LVTTL interface levels.                           |
| 19       | $V_{DDOA}$        | Power  |          | Bank A output supply pin.   |
| 20       | OEA               | Input  | Pullup   | Output enable control input for Bank A outputs. LVCMOS / LVTTL interface levels. See Table 4. |

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

## **Table 2. Pin Characteristics**

| Symbol                | Parameter                                  | Test Conditions                        | Minimum | Typical | Maximum | Units |
|-----------------------|--|--|---------|---------|---------|-------|
| C <sub>IN</sub>       | Input Capacitance                          |  |         | 4       |         | pF    |
| R <sub>PULLDOWN</sub> | Input Pulldown Resistor                    |  |         | 51      |         | kΩ    |
| R <sub>PULLUP</sub>   | Input Pullup Resistor                      |  |         | 51      |         | kΩ    |
|                       |  | $V_{DDOA} = V_{DDOB} = 3.465V$         |         | 10      |         | pF    |
| C <sub>PD</sub>       | Power Dissipation Capacitance (per output) | $V_{DDOA} = V_{DDOB} = 2.625V$         |         | 10      |         | pF    |
|                       | (1   | $V_{DDOA} = V_{DDOB} = 1.95V$          |         | 10      |         | pF    |
|                       |  | $V_{DDOA} = V_{DDOB} = 3.3V \pm 5\%$   |         | 17      |         | Ω     |
| R <sub>OUT</sub>      | Output Impedance                           | $V_{DDOA} = V_{DDOB} = 2.5V \pm 5\%$   |         | 20      |         | Ω     |
|                       |  | $V_{DDOA} = V_{DDOB} = 1.8V \pm 0.15V$ |         | 28      |         | Ω     |

## **Function Table**

**Table 3. Programmable Output Divider Function Table** 

|     | Inputs |     |                 | MAX Output Frequency |
|-----|--------|-----|-----------------|----------------------|
| NX2 | NX1    | NX0 | N Divider Value | (MHz)                |
| 0   | 0      | 0   | ÷1 (default)    | 250                  |
| 0   | 0      | 1   | ÷2              | 125                  |
| 0   | 1      | 0   | ÷3              | 83.333               |
| 0   | 1      | 1   | ÷4              | 62.5                 |
| 1   | 0      | 0   | ÷5              | 50                   |
| 1   | 0      | 1   | ÷6              | 41.667               |
| 1   | 1      | 0   | ÷8              | 31.25                |
| 1   | 1      | 1   | ÷16             | 15.625               |

NOTE: Bank A and Bank B outputs are only synchronous if the same divider value is selected (NA2:0=NB2:0).

**Table 4. OEA Function Table** 

| OEA         | Function   |
|-------------|--|
| 0           | Bank A outputs are disabled in high-impedance state. |
| 1 (default) | Bank A outputs are enabled                           |

**Table 5. OEB Function Table** 

| OEB         | Function   |
|-------------|--|
| 0           | Bank B outputs are disabled in high-impedance state. |
| 1 (default) | Bank B outputs are enabled                           |

**Table 6. Input Clock Selection** 

| CLK_SEL     | Input Clock |
|-------------|-------------|
| 0 (default) | CLK0        |
| 1           | CLK1        |

## **Absolute Maximum Ratings**

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

| Item                                     | Rating                            |
|--|-----------------------------------|
| Supply Voltage, V <sub>DD</sub>          | 4.6V                              |
| Inputs, V <sub>I</sub>                   | -0.5V to V <sub>DD</sub> + 0.5V   |
| Outputs, V <sub>O</sub>                  | -0.5V to V <sub>DDOX</sub> + 0.5V |
| Package Thermal Impedance, $\theta_{JA}$ | 91.1°C/W (0 mps)                  |
| Storage Temperature, T <sub>STG</sub>    | -65°C to 150°C                    |

### **DC Electrical Characteristics**

Table 7A. Power Supply DC Characteristics,  $V_{DD}$  = 3.3V±5%,  $V_{DDOA}$  =  $V_{DDOB}$  = 3.3V±5% or 2.5V±5% or 1.8V±0.15V,  $T_A$  = -40°C to 85°C

| Symbol                                   | Parameter             | Test Conditions                  | Minimum | Typical | Maximum | Units |
|--|-----------------------|----------------------------------|---------|---------|---------|-------|
| $V_{DD}$                                 | Power Supply Voltage  |                                  | 3.135   | 3.3     | 3.465   | V     |
| V <sub>DDOA</sub> ,<br>V <sub>DDOB</sub> | Output Supply Voltage |                                  | 3.135   | 3.3     | 3.465   | V     |
|  |                       |                                  | 2.375   | 2.5     | 2.625   | V     |
|  |                       |                                  | 1.65    | 1.8     | 1.95    | V     |
| I <sub>DD</sub>                          | Power Supply Current  |                                  |         |         | 55      | mA    |
| I <sub>DDOA,</sub><br>I <sub>DDOB</sub>  | Output Supply Current | No input clock or output loading |         |         | 2       | mA    |

## Table 7B. Power Supply DC Characteristics, $V_{DD}$ = 2.5V±5%, $V_{DDOA}$ = $V_{DDOB}$ = 2.5V±5% or 1.8V±0.15V, $T_A$ = -40°C to 85°C

| Symbol                                  | Parameter                               | Test Conditions                  | Minimum | Typical | Maximum | Units |
|---|---|----------------------------------|---------|---------|---------|-------|
| $V_{DD}$                                | Power Supply Voltage                    |                                  | 2.375   | 2.5     | 2.625   | V     |
| V <sub>DDOA</sub> ,                     | Output Supply Current                   |                                  | 2.375   | 2.5     | 2.625   | V     |
| $V_{DDOB}$                              | V <sub>DDOB</sub> Output Supply Current |                                  | 1.65    | 1.8     | 1.95    | V     |
| I <sub>DD</sub>                         | Power Supply Current                    |                                  |         |         | 55      | mA    |
| I <sub>DDOA,</sub><br>I <sub>DDOB</sub> | Output Supply Current                   | No input clock or output loading |         |         | 2       | mA    |

Table 7C. LVCMOS/LVTTL DC Characteristics,  $V_{DD}$  = 3.3V±5%, or 2.5V±5%,  $V_{DDOA}$  =  $V_{DDOB}$  = 3.3V±5% or 2.5V±5% or 1.8V±0.15V,  $T_A$  = -40°C to 85°C

| Symbol           | Parameter                   |  | Test Conditions  | Minimum | Typical | Maximum               | Units |
|------------------|-----------------------------|--|--|---------|---------|-----------------------|-------|
| V <sub>IH</sub>  | Innuit High Valence         |  | V <sub>DD</sub> = 3.3V                                   | 2       |         | V <sub>DD</sub> + 0.3 | V     |
| VIH              | Input High Volt             | age                                    | V <sub>DD</sub> = 2.5V                                   | 1.7     |         | V <sub>DD</sub> + 0.3 | V     |
| V                | Input Low Volt              | 222                                    | V <sub>DD</sub> = 3.3V                                   | -0.3    |         | 0.8                   | V     |
| $V_{IL}$         | Input Low Volta             | age                                    | V <sub>DD</sub> = 2.5V                                   | -0.3    |         | 0.7                   | V     |
| 1 1              | Input                       | NA[2:0], NB[2:0],<br>CLK[0:1], CLK_SEL | V <sub>DD</sub> = V <sub>IN</sub> = 3.465V or 2.625V     |         |         | 150                   | μΑ    |
|                  | High Current                | OEA, OEB                               | V <sub>DD</sub> = V <sub>IN</sub> = 3.465V or 2.625V     |         |         | 5                     | μΑ    |
| I <sub>IL</sub>  | Input<br>Low Current        | NA[2:0], NB[2:0],<br>CLK[0:1], CLK_SEL | V <sub>DD</sub> = 3.465V or 2.625V, V <sub>IN</sub> = 0V | -5      |         |                       | μΑ    |
|                  |                             | OEA, OEB                               | V <sub>DD</sub> = 3.465V or 2.625V, V <sub>IN</sub> = 0V | -150    |         |                       | μΑ    |
|                  | Output High Voltage; NOTE 1 |  | $V_{DDOA} = V_{DDOB} = 3.3V$                             | 2.6     |         |                       | V     |
| $V_{OH}$         |                             |  | V <sub>DDOA</sub> = V <sub>DDOB</sub> = 2.5V             | 1.8     |         |                       | V     |
|                  |                             |  | V <sub>DDOA</sub> = V <sub>DDOB</sub> = 1.8V             | 1.25    |         |                       | V     |
| V.               | Output Low Vo               | ultago: NOTE 1                         | $V_{DDOA} = V_{DDOB} = 3.3 Vor 2.5 V$                    |         |         | 0.5                   | V     |
| $V_{OL}$         | Output Low Vo               | mage, NOTE 1                           | V <sub>DDOA</sub> = V <sub>DDOB</sub> = 1.8V             |         |         | 0.4                   | V     |
| I <sub>OZL</sub> | Output Hi-Z Current Low     |  |  | -5      |         |                       | μΑ    |
| I <sub>OZH</sub> | Output Hi-Z Cu              | ırrent Low                             |  |         |         | 5                     | μΑ    |

NOTE 1: Outputs terminated with  $50\Omega$  to  $V_{DDOX}/2$ . See Parameter Measurement Information, Output Load Test Circuit diagrams.

### **AC Electrical Characteristics**

Table 8A. AC Characteristics,  $V_{DD} = V_{DDOA} = V_{DDOB} = 3.3V \pm 5\%$ ,  $T_A = -40$ °C to 85°C

| Symbol           | Parameter                    | Test Conditions | Minimum | Typical | Maximum                                      | Units |
|------------------|------------------------------|-----------------|---------|---------|--|-------|
| f <sub>OUT</sub> | Output Frequency             |                 |         |         | 250  | MHz   |
| +                | Propgation Delay, NOTE 1     | N≤ 2            | 3.8     | 4.8     | 5.8  | ns    |
| t <sub>PD</sub>  | Fropgation Delay, NOTE 1     | N>2             | 4.0     | 5.5     | 7.0  | ns    |
| tsk(o)           | Output Skew; NOTE 2, 3       |                 |         | 40      | 200  | ps    |
| tsk(pp)          | Part-to-Part Skew; NOTE 3, 4 |                 |         | 50      | 300  | ps    |
| tsk(b)           | Bank Skew: NOTE 3, 5         |                 |         | 20      | 85   | ps    |
| $t_R / t_F$      | OutputRise/Fall Time         | 20% to 80%      | 400     | 700     | 900  | ps    |
| odc              | Output Duty Cycle            | N=1             | 35      |         | 55   | %     |
| ouc              | Output Duty Cycle            | N>1             | 40      |         | 250<br>5.8<br>7.0<br>200<br>300<br>85<br>900 | %     |
| t <sub>EN</sub>  | Output Enable Time; NOTE 6   |                 |         |         | 5  | ns    |
| t <sub>DIS</sub> | Output Disable Time; NOTE 6  |                 |         |         | 5  | ns    |

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

All parameters measured at f in  $\leq$  250MHz.

NOTE 1: Measured from  $V_{DD}/2$  of the input to  $V_{DDOX}/2$  of the output.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at V<sub>DDOX</sub>/2.

NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 4: Defined as skew between outputs on different devices operating at the same supply voltage, same frequency, same temperature and with equal load conditions. Using the same type of input on each device, the output is measured at V<sub>DDOX</sub>/2.

NOTE: 5 Defined as skew within a bank with equal load conditions.

NOTE 6: These parameters are guaranteed by characterization. Not tested in production.

Table 8B. AC Characteristics, V<sub>DD</sub> = 3.3V±5%, V<sub>DDOA</sub> = V<sub>DDOB</sub> = 2.5V±5%, T<sub>A</sub> = -40°C to 85°C

| Symbol           | Parameter                    | Test Conditions | Minimum | Typical | Maximum                         | Units |
|------------------|------------------------------|-----------------|---------|---------|---------------------------------|-------|
| f <sub>OUT</sub> | Output Frequency             |                 |         |         | 250                             | MHz   |
|                  | Propgation Delay, NOTE 1     | N≤ 2            | 4.0     | 5.0     | 6.0                             |       |
| t <sub>PD</sub>  | Fropgation Delay, NOTE 1     | N>2             | 4.5     | 6.0     | 7.5                             | ns    |
| tsk(o)           | Output Skew; NOTE 2, 3       |                 |         | 40      | 200                             | ps    |
| tsk(pp)          | Part-to-Part Skew; NOTE 3, 4 |                 |         | 60      | 550                             | ps    |
| tsk(b)           | Bank Skew: NOTE 3, 5         |                 |         | 20      | 85                              | ps    |
| $t_R / t_F$      | OutputRise/Fall Time         | 20% to 80%      | 400     | 800     | 1200                            | ps    |
| odc              | Output Duty Cycle            | N=1             | 35      |         | 55                              | %     |
| ouc              | Output Duty Cycle            | N>1             | 40      |         | 7.5<br>200<br>550<br>85<br>1200 | %     |
| t <sub>EN</sub>  | Output Enable Time; NOTE 6   |                 |         |         | 5                               | ns    |
| t <sub>DIS</sub> | Output Disable Time; NOTE 6  |                 |         |         | 5                               | ns    |

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

All parameters measured at f in  $\leq$  250MHz.

NOTE 1: Measured from  $V_{DD}/2$  of the input to  $V_{DDOX}/2$  of the output.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at VDDOX/2.

NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 4: Defined as skew between outputs on different devices operating at the same supply voltage, same frequency, same temperature and with equal load conditions. Using the same type of input on each device, the output is measured at V<sub>DDOX</sub>/2.

NOTE: 5 Defined as skew within a bank with equal load conditions.

NOTE 6: These parameters are guaranteed by characterization. Not tested in production.

Table 8C. AC Characteristics,  $V_{DD}$  = 3.3V±5%,  $V_{DDOA}$  =  $V_{DDOB}$  = 1.8V±0.15V,  $T_A$  = -40°C to 85°C

| Symbol           | Parameter                    | Test Conditions | Minimum | Typical | Maximum | Units |
|------------------|------------------------------|-----------------|---------|---------|---------|-------|
| f <sub>OUT</sub> | Output Frequency             |                 |         |         | 250     | MHz   |
| t <sub>PD</sub>  | Propgation Delay, NOTE 1     | N≤ 2            | 4.0     | 5.5     | 7.0     | ns    |
|                  | Fropgation Delay, NOTE 1     | N>2             | 4.8     | 6.3     | 7.8     | ns    |
| tsk(o)           | Output Skew; NOTE 2, 3       |                 |         | 40      | 200     | ps    |
| tsk(pp)          | Part-to-Part Skew; NOTE 3, 4 |                 |         | 60      | 600     | ps    |
| tsk(b)           | Bank Skew: NOTE 3, 5         |                 |         | 20      | 85      | ps    |
| $t_R / t_F$      | OutputRise/Fall Time         | 20% to 80%      | 0.4     | 1       | 2.5     | ns    |
| odc              | Output Duty Cycle            | N=1             | 35      |         | 55      | %     |
|                  | Output Duty Cycle            | N>1             | 40      |         | 60      | %     |
| t <sub>EN</sub>  | Output Enable Time; NOTE 6   |                 |         |         | 5       | ns    |
| t <sub>DIS</sub> | Output Disable Time; NOTE 6  |                 |         |         | 5       | ns    |

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

All parameters measured at f in  $\leq$  250MHz

NOTE 1: Measured from  $V_{DD}/2$  of the input to  $V_{DDOX}/2$  of the output.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at V<sub>DDOX</sub>/2.

NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 4: Defined as skew between outputs on different devices operating at the same supply voltage, same frequency, same temperature and with equal load conditions. Using the same type of input on each device, the output is measured at V<sub>DDOX</sub>/2.

NOTE: 5 Defined as skew within a bank with equal load conditions.

NOTE 6: These parameters are guaranteed by characterization. Not tested in production.

Table 8D. AC Characteristics,  $V_{DD} = V_{DDOA} = V_{DDOB} = 2.5V \pm 5\%$ ,  $T_A = -40$ °C to 85°C

| Symbol                          | Parameter                    | Test Conditions | Minimum | Typical | Maximum | Units |
|---------------------------------|------------------------------|-----------------|---------|---------|---------|-------|
| f <sub>OUT</sub>                | Output Frequency             |                 |         |         | 250     | MHz   |
| t <sub>PD</sub>                 | Propgation Delay, NOTE 1     | N≤ 2            | 4.0     | 5.0     | 6.0     | ns    |
|                                 |                              | N>2             | 4.5     | 6.0     | 7.5     | ns    |
| tsk(o)                          | Output Skew; NOTE 2, 3       |                 |         | 40      | 200     | ps    |
| tsk(pp)                         | Part-to-Part Skew; NOTE 3, 4 |                 |         | 50      | 350     | ps    |
| tsk(b)                          | Bank Skew: NOTE 3, 5         |                 |         | 20      | 85      | ps    |
| t <sub>R</sub> / t <sub>F</sub> | OutputRise/Fall Time; NOTE 6 | 20% to 80%      | 400     | 900     | 1200    | ps    |
| odc                             | Outrout Duty Ovala           | N=1             | 35      |         | 55      | %     |
|                                 | Output Duty Cycle            | N>1             | 40      |         | 60      | %     |
| t <sub>EN</sub>                 | Output Enable Time; NOTE 6   |                 |         |         | 5       | ns    |
| t <sub>DIS</sub>                | Output Disable Time; NOTE 6  |                 |         |         | 5       | ns    |

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

All parameters measured at f in  $\leq$  250MHz unless noted otherwise.

NOTE 1: Measured from  $V_{DD}/2$  of the input to  $V_{DDOX}/2$  of the output.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at V<sub>DDOX</sub>/2.

NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 4: Defined as skew between outputs on different devices operating at the same supply voltage, same frequency, same temperature and with equal load conditions. Using the same type of input on each device, the output is measured at  $V_{DDOX}/2$ .

NOTE: 5 Defined as skew within a bank with equal load conditions.

NOTE 6: These parameters are guaranteed by characterization. Not tested in production.

Table 8E. AC Characteristics,  $V_{DD}$  = 2.5V±5%,  $V_{DDOA}$  =  $V_{DDOB}$  = 1.8V±0.15V,  $T_A$  = -40°C to 85°C

| Symbol                          | Parameter                    | Test Conditions | Minimum | Typical | Maximum | Units |
|---------------------------------|------------------------------|-----------------|---------|---------|---------|-------|
| f <sub>OUT</sub>                | Output Frequency             |                 |         |         | 250     | MHz   |
| t <sub>PD</sub>                 | Propgation Delay, NOTE 1     | N≤ 2            | 4.0     | 5.5     | 7.0     | ns    |
|                                 | Fropgation Delay, NOTE 1     | N>2             | 4.8     | 6.3     | 7.8     | ns    |
| tsk(o)                          | Output Skew; NOTE 2, 3       |                 |         | 40      | 200     | ps    |
| tsk(pp)                         | Part-to-Part Skew; NOTE 3, 4 |                 |         | 50      | 600     | ps    |
| tsk(b)                          | Bank Skew: NOTE 3, 5         |                 |         | 20      | 85      | ps    |
| t <sub>R</sub> / t <sub>F</sub> | OutputRise/Fall Time; NOTE 6 | 20% to 80%      | 0.4     | 1.1     | 2.5     | ns    |
| odc                             | Output Duty Cycle            | N=1             | 35      |         | 55      | %     |
|                                 | Output Duty Cycle            | N>1             | 40      |         | 60      |       |
| t <sub>EN</sub>                 | Output Enable Time; NOTE 6   |                 |         |         | 5       | ns    |
| t <sub>DIS</sub>                | Output Disable Time; NOTE 6  |                 |         |         | 5       | ns    |

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

All parameters measured at f in  $\leq$  250MHz unless noted otherwise.

NOTE 1: Measured from  $V_{DD}/2$  of the input to  $V_{DDOX}/2$  of the output.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at V<sub>DDOX</sub>/2.


NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 4: Defined as skew between outputs on different devices operating at the same supply voltage, same frequency, same temperature and with equal load conditions. Using the same type of input on each device, the output is measured at  $V_{DDOX}/2$ .


NOTE: 5 Defined as skew within a bank with equal load conditions.

NOTE 6: These parameters are guaranteed by characterization. Not tested in production.


### **Parameter Measurement Information**




3.3V Core/3.3V Output Load AC Test Circuit




3.3V Core/2.5V Output Load AC Test Circuit




2.5V Core/1.8V Output Load AC Test Circuit



2.5V Core/2.5V Output Load AC Test Circuit





3.3V Core/1.8V Output Load AC Test Circuit




**Propagation Delay** 

## **Parameter Measurement Information, continued**







#### **Part-to-Part Skew**




**Bank Skew** 



**Output Skew** 



Output Enable/Disable



Output Duty Cycle/Pulse Width/Period

**Output Rise/Fall Time** 

## **Applications Information**

### **Recommendations for Unused Input and Output Pins**

### Inputs:

### **CLK** Inputs

For applications not requiring the use of a clock input, it can be left floating. Though not required, but for additional protection, a  $1 k\Omega$  resistor can be tied from the CLK input to ground.

#### **LVCMOS Control Pins**

All control pins have internal pullups or pulldowns; additional resistance is not required but can be added for additional protection. A  $1k\Omega$  resistor can be used.

### **Outputs:**

### **LVCMOS Outputs**

All unused LVCMOS outputs can be left floating We recommend that there is no trace attached.

### **Power Considerations**

This section provides information on power dissipation and junction temperature for the ICS87004I-03.

#### 1. Power Dissipation.

The total power dissipation for the ICS87004I-03 is the sum of the core power plus the analog power plus the power dissipated in the load(s). The following is the power dissipation for  $V_{DD} = 3.3V + 5\% = 3.465V$ , which gives worst case results.

- Power (core)<sub>MAX</sub> =  $V_{DD\ MAX}$  \* ( $I_{DD} + I_{DDOX}$ ) = 3.465V \*(55mA + 2mA) = **197.51mW**
- Output Impedance  $R_{OUT}$  Power Dissipation due to Loading  $50\Omega$  to  $V_{DD}/2$  Output Current  $I_{OUT} = V_{DD~MAX} / \left[2*(50\Omega + R_{OUT})\right] = 3.465 V / \left[2*(50\Omega + 15\Omega)\right] =$ **26.7mA**
- Power Dissipation on the R<sub>OUT</sub> per LVCMOS output Power (R<sub>OUT</sub>) = R<sub>OUT</sub> \* (I<sub>OUT</sub>)<sup>2</sup> = 15 $\Omega$  \* (26.7mA)<sup>2</sup> = **10.7mW per output**
- Total Power (R<sub>OUT</sub>) = 10.7mW \* 4 = 42.6mW

#### **Dynamic Power Dissipation at 250MHz**

```
Power (250MHz) = (C_{PD} + C_L)^* Frequency * (V_{DD})^2 =15pF * 250MHz * (3.465V)^2 = 45.02mW per output Total Power (250MHz) = 45.02mW * 4 = 180.09mW
```

#### **Total Power Dissipation**

- Total Power
  - = Power (core)<sub>MAX</sub> + Power (R<sub>OUT</sub>) + Power (250MHz)
  - = 197.51 mW + 42.6 mW + 180.90 mW
  - = 420.22mW

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for Tj is as follows: Tj =  $\theta_{JA}$  \* Pd\_total + T<sub>A</sub>

Tj = Junction Temperature

 $\theta_{JA}$  = Junction-to-Ambient Thermal Resistance

Pd total = Total Device Power Dissipation (example calculation is in section 1 above)

T<sub>A</sub> = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming no air flow and a multi-layer board, the appropriate value is 91.1°C/W per Table 5 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

```
85^{\circ}\text{C} + 0.420\text{W} * 91.1^{\circ}\text{C/W} = 123.3^{\circ}\text{C}. This is below the limit of 125^{\circ}\text{C}.
```

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

#### Table 9. Thermal Resistance $\theta_{JA}$ for 20 Lead TSSOP, Forced Convection

| $\theta_{JA}$ by Velocity                   |          |          |          |  |  |
|---|----------|----------|----------|--|--|
| Meters per Second                           | 0        | 1        | 2.5      |  |  |
| Multi-Layer PCB, JEDEC Standard Test Boards | 91.1°C/W | 86.7°C/W | 84.6°C/W |  |  |

## **Reliability Information**

Table 10.  $\theta_{JA}$  vs. Air Flow Table for a 20 Lead TSSOP


| $	heta_{JA}$ vs. Air Flow                   |          |          |          |  |  |
|---|----------|----------|----------|--|--|
| Meters per Second                           | 0        | 1        | 2.5      |  |  |
| Multi-Layer PCB, JEDEC Standard Test Boards | 91.1°C/W | 86.7°C/W | 84.6°C/W |  |  |

### **Transistor Count**

The transistor count for ICS87004I-03 is: 2769

## **Package Outline and Package Dimensions**

Package Outline - G Suffix for 20 Lead TSSOP



**Table 7. Package Dimensions** 

| All Dimensions in Millimeters |            |         |  |  |  |
|-------------------------------|------------|---------|--|--|--|
| Symbol                        | Minimum    | Maximum |  |  |  |
| N                             | 2          | 0       |  |  |  |
| Α                             |            | 1.20    |  |  |  |
| A1                            | 0.05       | 0.15    |  |  |  |
| A2                            | 0.80 1.05  |         |  |  |  |
| b                             | 0.19       | 0.30    |  |  |  |
| С                             | 0.09       | 0.20    |  |  |  |
| D                             | 6.40       | 6.60    |  |  |  |
| E                             | 6.40 Basic |         |  |  |  |
| E1                            | 4.30 4.50  |         |  |  |  |
| е                             | 0.65 Basic |         |  |  |  |
| L                             | 0.45       | 0.75    |  |  |  |
| α                             | 0°         | 8°      |  |  |  |
| aaa                           | 0.10       |         |  |  |  |

Reference Document: JEDEC Publication 95, MO-153

## **Ordering Information**

### **Table 11. Ordering Information**

| Part/Order Number | Marking      | Package                   | Shipping Packaging | Temperature   |
|-------------------|--------------|---------------------------|--------------------|---------------|
| 87004BGI-03LF     | ICS7004BI03L | "Lead-Free" 20 Lead TSSOP | Tube               | -40°C to 85°C |
| 87004BGI-03LFT    | ICS7004BI03L | "Lead-Free" 20 Lead TSSOP | 2500 Tape & Reel   | -40°C to 85°C |

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial and industrial applications. Any other applications, such as those requiring high reliability or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

# We've Got Your Timing Solution



6024 Silver Creek Valley Road San Jose, California 95138 Sales

800-345-7015 (inside USA) +408-284-8200 (outside USA) Fax: 408-284-2775

www.IDT.com/go/contactIDT

**Technical Support** 

netcom@idt.com +480-763-2056

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.