# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



# 

## 24-Lane 3-Port Gen2 PCI Express® Switch

## 89HPES24T3G2 Datasheet

## **Device Overview**

The 89HPES24T3G2 is a member of IDT's PRECISE<sup>™</sup> family of PCI Express<sup>®</sup> switching solutions. The PES24T3G2 is a 24-lane, 3-port Gen2 peripheral chip that performs PCI Express base switching with a feature set optimized for high performance applications such as servers, storage, and communications systems. It provides connectivity and switching functions between a PCI Express upstream port and two downstream ports and supports switching between downstream ports.

## Features

u

#### <sup>a</sup> High Performance PCI Express Switch

- Twenty-four 5 Gbps Gen2 PCI Express lanes supporting 5 Gbps and 2.5 Gbps operation
- Up to three switch ports
- Support for Max Payload Size up to 2048 bytes
- Supports one virtual channel and eight traffic classes
- Fully compliant with PCI Express base specification Revision 2.0

#### Flexible Architecture with Numerous Configuration Options

- Automatic per port link width negotiation to x8, x4, x2, or x1
- Automatic lane reversal on all ports
- Automatic polarity inversion
- Supports in-band hot-plug presence detect capability
- Supports external signal for hot plug event notification allowing SCI/SMI generation for legacy operating systems

- Dynamic link width reconfiguration for power/performance optimization
- Configurable downstream port PCI-to-PCI bridge device numbering
- Crosslink support
- Supports ARI forwarding defined in the Alternative Routing-ID Interpretation (ARI) ECN for virtualized and non-virtualized environments
- Ability to load device configuration from serial EEPROM
- Legacy Support
- PCI compatible INTx emulation
- Supports bus locked transactions, allowing use of PCI Express with legacy software
- <sup>u</sup> Highly Integrated Solution
  - Requires no external components
  - Incorporates on-chip internal memory for packet buffering and queueing
  - Integrates twenty-four 5 Gbps / 2.5 Gbps embedded SerDes, 8B/10B encoder/decoder (no separate transceivers needed)
- <sup>u</sup> Reliability, Availability, and Serviceability (RAS) Features
  - Ability to disable peer-to-peer communications
  - Supports ECRC and Advanced Error Reporting
  - All internal data and control RAMs are SECDED ECC protected
  - Supports PCI Express hot-plug on all downstream ports
  - Supports upstream port hot-plug




Figure 1 Internal Block Diagram

IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc.

## Block Diagram

- Hot-swap capable I/O
- External Serial EEPROM contents are checksum protected
- Supports PCI Express Device Serial Number Capability
- Capability to monitor link reliability and autonomously change link speed to prevent link instability

#### <sup>u</sup> Power Management

- Utilizes advanced low-power design techniques to achieve low typical power consumption
- Support PCI Power Management Interface specification (PCI-PM 1.1)
  - Supports device power management states: D0, D3<sub>hot</sub> and D3<sub>cold</sub>
- Support for PCI Express Active State Power Management (ASPM) link state
  - Supports link power management states: L0, L0s, L1, L2/L3 Ready and L3
- Supports PCI Express Power Budgeting Capability
- Configurable SerDes power consumption
  - Supports optional PCI-Express SerDes Transmit Low-Swing Voltage Mode
  - Supports numerous SerDes Transmit Voltage Margin settings
- Unused SerDes are disabled
- <sup>u</sup> Testability and Debug Features
- Per port link up and activity status outputs available on I/O expander outputs
- Built in SerDes 8-bit and 10-bit pseudo-random bit stream (PRBS) generators
- Numerous SerDes test modes, including a PRBS Master Loopback mode for in-system link testing
- Ability to read and write any internal register via SMBus and JTAG interfaces, including SerDes internal controls
- Per port statistics and performance counters, as well as proprietary link status registers
- <sup>u</sup> General Purpose Input/Output Pins
- Each pin may be individually configured as an input or output
- Each pin may be individually configured as an interrupt input
- Some pins have selectable alternate functions
- Option A Package: 19mm x 19mm 324-ball Flip Chip BGA with 1mm ball spacing
- <sup>u</sup> Option B Package: 27mm x 27mm 676-ball Flip Chip BGA with 1mm ball spacing

#### **Product Description**

Utilizing standard PCI Express interconnect, the PES24T3G2 provides the most efficient I/O connectivity solution for applications requiring high throughput, low latency, and simple board layout with a minimum number of board layers. It provides connectivity for up to 3 ports across 24 integrated serial lanes. Each lane provides 5 Gbps of bandwidth in both directions and is fully compliant with PCI Express Base Specification, Revision 2.0, including operation in 5 Gbps, 2.5 Gbps, and mixed 5 Gbps / 2.5Gbps modes.

The PES24T3G2 is based on a flexible and efficient layered architecture. The PCI Express layer consists of SerDes, Physical, Data Link and Transaction layers in compliance with PCI Express Base specification Revision 2.0. The PES24T3G2 can operate either as a store and forward or cut-through switch and is designed to switch memory and I/O transactions. It supports eight Traffic Classes (TCs) and one Virtual Channel (VC) with sophisticated resource management to enable efficient switching and I/O connectivity for servers, storage, and embedded processors with limited connectivity.




Figure 2 I/O Expansion Application

#### SMBus Interface

The PES24T3G2 contains two SMBus interfaces. The slave interface provides full access to the configuration registers in the PES24T3G2, allowing every configuration register in the device to be read or written by an external agent. The master interface allows the default configuration register values of the PES24T3G2 to be overridden following a reset with values programmed in an external serial EEPROM. The master interface is also used by an external Hot-Plug I/O expander.

Six pins make up each of the two SMBus interfaces. These pins consist of an SMBus clock pin, an SMBus data pin, and 4 SMBus address pins. In the slave interface, these address pins allow the SMBus address to which the device responds to be configured. In the master interface, these address pins allow the SMBus address of the serial configuration EEPROM from which data is loaded to be configured. The SMBus address is set up on negation of PERSTN by sampling the corresponding address pins. When the pins are sampled, the resulting address is assigned as shown in Table 1.

**Note:** MSMBADDR and SSMBADDR address pins are not available in the 19mm package. The MSMBADDR address is hardwired to 0x50, and the SSMBADDR address is hardwired to 0x77.

Bit	Slave SMBus Address	Master SMBus Address
1	SSMBADDR[1]	MSMBADDR[1]
2	SSMBADDR[2]	MSMBADDR[2]
3	SSMBADDR[3]	MSMBADDR[3]
4	0	MSMBADDR[4]
5	SSMBADDR[5]	1
6	1	0
7	1	1

Table 1 Master and Slave SMBus Address Assignment for 27x27mm Package

As shown in Figure 3, the master and slave SMBuses may be used in a unified or split configuration. In the unified configuration, shown in Figure 3(a), the master and slave SMBuses are tied together and the PES24T3G2 acts both as a SMBus master as well as a SMBus slave on this bus. This requires that the SMBus master or processor that has access to PES24T3G2 registers supports SMBus arbitration. In some systems, this SMBus master interface may be implemented using general purpose I/O pins on a processor or micro controller, and may not support SMBus arbitration. To support these systems, the PES24T3G2 may be configured to operate in a split configuration as shown in Figure 3(b).

In the split configuration, the master and slave SMBuses operate as two independent buses and thus multi-master arbitration is never required. The PES24T3G2 supports reading and writing of the serial EEPROM on the master SMBus via the slave SMBus, allowing in system programming of the serial EEPROM.




Figure 3 SMBus Interface Configuration Examples

#### **Hot-Plug Interface**

The PES24T3G2 supports PCI Express Hot-Plug on each downstream port. To reduce the number of pins required on the device, the PES24T3G2 utilizes an external I/O expander, such as that used on PC motherboards, connected to the SMBus master interface. Following reset and configuration, whenever the state of a Hot-Plug output needs to be modified, the PES24T3G2 generates an SMBus transaction to the I/O expander with the new value of all of the outputs. Whenever a Hot-Plug input changes, the I/O expander generates an interrupt which is received on the IOEXPINTN input pin (alternate function of GPIO) of the PES24T3G2. In response to an I/O expander interrupt, the PES24T3G2 generates an SMBus transaction to read the state of all of the Hot-Plug inputs from the I/O expander.

#### **General Purpose Input/Output**

The PES24T3G2 provides General Purpose Input/Output (GPIO) pins (7 pins in the 19mm package and 11 pins in the 27mm package) that may be used by the system designer as bit I/O ports. Each GPIO pin may be configured independently as an input or output through software control. Many GPIO pins are shared with other on-chip functions. These alternate functions may be enabled via software, SMBus slave interface, or serial configuration EEPROM.

## **Pin Description**

The following tables list the functions of the pins provided on the PES24T3G2. Some of the functions listed may be multiplexed onto the same pin. The active polarity of a signal is defined using a suffix. Signals ending with an "N" are defined as being active, or asserted, when at a logic zero (low) level. All other signals (including clocks, buses, and select lines) will be interpreted as being active, or asserted, when at a logic one (high) level.

Note: In the PES24T3G2, the two downstream ports are labeled port 2 and port 4.

Signal	Туре	Name/Description
PE0RP[7:0] PE0RN[7:0]	I	<b>PCI Express Port 0 Serial Data Receive.</b> Differential PCI Express receive pairs for port 0. Port 0 is the upstream port.
PE0TP[7:0] PE0TN[7:0]	0	<b>PCI Express Port 0 Serial Data Transmit.</b> Differential PCI Express transmit pairs for port 0. Port 0 is the upstream port.
PE2RP[7:0] PE2RN[7:0]	ļ	PCI Express Port 2 Serial Data Receive. Differential PCI Express receive pairs for port 2.
PE2TP[7:0] PE2TN[7:0]	0	PCI Express Port 2 Serial Data Transmit. Differential PCI Express trans- mit pairs for port 2.
PE4RP[7:0] PE4RN[7:0]	I	<b>PCI Express Port 4 Serial Data Receive.</b> Differential PCI Express receive pairs for port 4.
PE4TP[7:0] PE4TN[7:0]	0	PCI Express Port 4 Serial Data Transmit. Differential PCI Express trans- mit pairs for port 4.
PEREFCLKP PEREFCLKN	I	<b>PCI Express Reference Clock.</b> Differential reference clock pair input. This clock is used as the reference clock by on-chip PLLs to generate the clocks required for the system logic and on-chip SerDes. The frequency of the differential reference clock is determined by the REFCLKM signal.
REFCLKM <sup>1</sup>	I	PCI Express Reference Clock Mode Select. This signal selects the fre- quency of the reference clock input. 0x0 - 100 MHz 0x1 - 125 MHz This pin should be static and not change following the negation of PERSTN.

#### Table 2 PCI Express Interface Pins

<sup>1.</sup> REFCLKM is not available in the 19mm package and frequency is set at 100MHz.

Signal	Туре	Name/Description
MSMBADDR[4:1] <sup>1</sup>	I	<b>Master SMBus Address.</b> These pins determine the SMBus address of the serial EEPROM from which configuration information is loaded.
MSMBCLK	I/O	<b>Master SMBus Clock.</b> This bidirectional signal is used to synchronize transfers on the master SMBus.
MSMBDAT	I/O	Master SMBus Data. This bidirectional signal is used for data on the master SMBus.
SSMBADDR[5,3:1] <sup>2</sup>	I	Slave SMBus Address. These pins determine the SMBus address to which the slave SMBus interface responds.
SSMBCLK	I/O	<b>Slave SMBus Clock.</b> This bidirectional signal is used to synchronize transfers on the slave SMBus.

Table 3 SMBus Interface Pins (Part 1 of 2)

Signal	Туре	Name/Description
SSMBDAT	I/O	Slave SMBus Data. This bidirectional signal is used for data on the slave SMBus.

#### Table 3 SMBus Interface Pins (Part 2 of 2)

 $^{\rm 1.}$  MSMBADDR pins are not available in the 19mm package. Address hardwired to 0x50.

 $^{2}$  SSMBADDR pins are not available in the 19mm package. Address hardwired to 0x77.

Signal	Туре	Name/Description
GPIO[0]	I/O	General Purpose I/O. This pin can be configured as a general purpose I/O pin. Alternate function pin name: P2RSTN Alternate function pin type: Output Alternate function: Reset output for downstream port 2
GPIO[1]	I/O	<b>General Purpose I/O.</b> This pin can be configured as a general purpose I/O pin. Alternate function pin name: P4RSTN Alternate function pin type: Output Alternate function: Reset output for downstream port 4
GPIO[2]	I/O	General Purpose I/O. This pin can be configured as a general purpose I/O pin. Alternate function pin name: IOEXPINTN0 Alternate function pin type: Input Alternate function: I/O Expander interrupt 0 input
GPIO[3] <sup>1</sup>	I/O	General Purpose I/O. This pin can be configured as a general purpose I/O pin. Alternate function pin name: IOEXPINTN1 Alternate function pin type: Input Alternate function: I/O Expander interrupt 1 input
GPIO[4] <sup>1</sup>	I/O	General Purpose I/O. This pin can be configured as a general purpose I/O pin. Alternate function pin name: IOEXPINTN2 Alternate function pin type: Input Alternate function: I/O Expander interrupt 2 input
GPIO[5] <sup>1</sup>	I/O	<b>General Purpose I/O.</b> This pin can be configured as a general purpose I/O pin.
GPIO[6] <sup>1</sup>	I/O	<b>General Purpose I/O.</b> This pin can be configured as a general purpose I/O pin.
GPIO[7]	I/O	<b>General Purpose I/O.</b> This pin can be configured as a general purpose I/O pin. Alternate function pin name: GPEN Alternate function pin type: Output Alternate function: General Purpose Event (GPE) output
GPIO[8]	I/O	General Purpose I/O. This pin can be configured as a general purpose I/O pin.
GPIO[9]	I/O	General Purpose I/O. This pin can be configured as a general purpose I/O pin.
GPIO[10]	I/O	<b>General Purpose I/O.</b> This pin can be configured as a general purpose I/O pin.

#### Table 4 General Purpose I/O Pins

<sup>1.</sup> GPIO pins 3, 4, 5, 6 are not available in the 19mm package.

Signal	Туре	Name/Description
CCLKDS	I	<b>Common Clock Downstream.</b> The assertion of this pin indicates that all downstream ports are using the same clock source as that provided to downstream devices. This bit is used as the initial value of the Slot Clock Configuration bit in all of the Link Status Registers for downstream ports. The value may be overridden by modifying the SCLK bit in each downstream port's PCIELSTS register.
CCLKUS	I	<b>Common Clock Upstream.</b> The assertion of this pin indicates that the upstream port is using the same clock source as the upstream device. This bit is used as the initial value of the Slot Clock Configuration bit in the Link Status Register for the upstream port. The value may be overridden by modifying the SCLK bit in the P0_PCIELSTS register.
MSMBSMODE <sup>1</sup>	I	Master SMBus Slow Mode. The assertion of this pin indicates that the master SMBus should operate at 100 KHz instead of 400 KHz. This value may not be overridden.
PERSTN	I	Fundamental Reset. Assertion of this signal resets all logic inside PES24T3G2 and initiates a PCI Express fundamental reset.
RSTHALT <sup>2</sup>	I	<b>Reset Halt.</b> When this signal is asserted during a PCI Express fundamental reset, PES24T3G2 executes the reset procedure and remains in a reset state with the Master and Slave SMBuses active. This allows software to read and write registers internal to the device before normal device operation begins. The device exits the reset state when the RSTHALT bit is cleared in the SWCTL register by an SMBus master.
SWMODE[2:0]	I	Switch Mode.These configuration pins determine the PES24T3G2 switch operating mode.0x0 - Normal switch mode0x1 - Normal switch mode with Serial EEPROM initialization 0x2 - through 0x7 ReservedThese pins should be static and not change following the negation of PERSTN.

#### Table 5 System Pins

<sup>1.</sup> MSMBSMODE is not available in the 19mm package, resulting in the master SMBus operating only at 400 KHz.

<sup>2.</sup> RSTHALT is not available in the 19mm package.

Signal	Туре	Name/Description
JTAG_TCK	I	<b>JTAG Clock</b> . This is an input test clock used to clock the shifting of data into or out of the boundary scan logic or JTAG Controller. JTAG_TCK is independent of the system clock with a nominal 50% duty cycle.
JTAG_TDI	I	JTAG Data Input. This is the serial data input to the boundary scan logic or JTAG Controller.
JTAG_TDO	0	JTAG Data Output. This is the serial data shifted out from the boundary scan logic or JTAG Controller. When no data is being shifted out, this signal is tri-stated.
JTAG_TMS	I	JTAG Mode. The value on this signal controls the test mode select of the boundary scan logic or JTAG Controller.

 Table 6
 Test Pins
 (Part 1 of 2)

Signal	Туре	Name/Description
JTAG_TRST_N	Ι	<ul> <li>JTAG Reset. This active low signal asynchronously resets the boundary scan logic and JTAG TAP Controller. An external pull-up on the board is recommended to meet the JTAG specification in cases where the tester can access this signal. However, for systems running in functional mode, one of the following should occur: <ol> <li>actively drive this signal low with control logic</li> <li>statically drive this signal low with an external pull-down on the board</li> </ol> </li> </ul>

Table 6 Test Pins (Part 2 of 2)

Signal	Туре	Name/Description
REFRES0, REFRES1	I/O	<b>Port 0 External Reference Resistors.</b> Provides a reference for the Port 0 SerDes bias currents and PLL calibration circuitry. A 3 kOhm +/- 1% resistor should be connected from these pins to ground.
REFRES2, REFRES3	I/O	<b>Port 2 External Reference Resistors.</b> Provides a reference for the Port 2 SerDes bias currents and PLL calibration circuitry. A 3 kOhm +/- 1% resis- tor should be connected from these pins to ground.
REFRES4, REFRES5	I/O	<b>Port 4 External Reference Resistors.</b> Provides a reference for the Port 4 SerDes bias currents and PLL calibration circuitry. A 3 kOhm +/- 1% resistor should be connected from these pins to ground.
V <sub>DD</sub> CORE	I	Core V <sub>DD.</sub> Power supply for core logic.
V <sub>DD</sub> I/O	I	I/O V <sub>DD.</sub> LVTTL I/O buffer power supply.
V <sub>DD</sub> PEA	I	PCI Express Analog Power. Serdes analog power supply (1.0V).
V <sub>DD</sub> PEHA	I	PCI Express Analog High Power. Serdes analog power supply (2.5V).
V <sub>DD</sub> PETA	I	<b>PCI Express Transmitter Analog Voltage.</b> Serdes transmitter analog power supply (1.0V).
V <sub>SS</sub>	I	Ground.

Table 7 Power, Ground, and SerDes Resistor Pins

## **Pin Characteristics**

**Note:** Some input pads of the PES24T3G2 do not contain internal pull-ups or pull-downs. Unused inputs should be tied off to appropriate levels. This is especially critical for unused control signal inputs which, if left floating, could adversely affect operation. Also, any input pin left floating can cause a slight increase in power consumption.

Function	Pin Name	Туре	Buffer	l/O Type	Internal Resistor <sup>1</sup>	Notes
PCI Express Inter-	PE0RN[7:0]	I	PCle	Serial Link		
face	PE0RP[7:0]	Ι	differential <sup>2</sup>			
	PE0TN[7:0]	0	-			
	PE0TP[7:0]	0			-	
	PE2RN[7:0]	I				
	PE2RP[7:0]	I				
	PE2TN[7:0]	0				
	PE2TP[7:0]	0				
	PE4RN[7:0]	I				
	PE4RP[7:0]	I				
	PE4TN[7:0]	0				
	PE4TP[7:0]	0				
	PEREFCLKN	I	HCSL	Diff. Clock		Refer to Table 9
	PEREFCLKP	I		Input		
	REFCLKM <sup>3</sup>	I	LVTTL	Input	pull-down	
SMBus	MSMBADDR[4:1] <sup>4</sup>	I	LVTTL	Input	pull-down	
	MSMBCLK	I/O		STI <sup>5</sup>		pull-up on board
	MSMBDAT	I/O		STI		pull-up on board
	SSMBADDR[5,3:1] <sup>4</sup>	I		Input	pull-up	
	SSMBCLK	I/O		STI		pull-up on board
	SSMBDAT	I/O		STI		pull-up on board
General Purpose I/O	GPIO[10:0] <sup>6</sup>	I/O	LVTTL	STI, High Drive	pull-up	
System Pins	CCLKDS	I	LVTTL	Input	pull-up	
	CCLKUS	I		Input	pull-up	
	MSMBSMODE <sup>7</sup>	I		Input	pull-down	
	PERSTN	I		STI		
	RSTHALT <sup>7</sup>	I		Input	pull-down	
	SWMODE[2:0]	I		Input	pull-down	
EJTAG / JTAG	JTAG_TCK	I	LVTTL	STI	pull-up	
	JTAG_TDI	Ι	]	STI	pull-up	
	JTAG_TDO	0				
	JTAG_TMS	I		STI	pull-up	
	JTAG_TRST_N	I		STI	pull-up	

 Table 8 Pin Characteristics (Part 1 of 2)

Function	Pin Name	Туре	Buffer	I/O Type	Internal Resistor <sup>1</sup>	Notes
SerDes Reference	REFRES0	I/O	Analog			
Resistors	REFRES1	I/O				
	REFRES2	I/O				
	REFRES3	I/O				
	REFRES4	I/O				
	REFRES5	I/O				

#### Table 8 Pin Characteristics (Part 2 of 2)

 $^{1.}$  Internal resistor values under typical operating conditions are 92K  $\Omega$  for pull-up and 90K  $\Omega$  for pull-down.

<sup>2.</sup> All receiver pins set the DC common mode voltage to ground. All transmitters must be AC coupled to the media.

<sup>3.</sup> REFCLKM pin is not available in the 19mm package.

 $^{\rm 4.}$  SMBus address pins are not available in the 19mm package.

<sup>5.</sup> Schmitt Trigger Input (STI).

<sup>6.</sup> GPIO pins 3, 4, 5, 6 are not available in the 19mm package.

<sup>7.</sup> MSMBSMODE and RSTHALT are not available in the 19mm package.

## Logic Diagram — PES24T3G2




Figure 4 PES24T3G2 Logic Diagram

**Note:** The following pins are not available in the 19mm package: REFCLKM, MSMBADDR, SSMBADDR, MSMBSMODE, RSTHALT, GPIO[6:3].

## System Clock Parameters

Values based on systems running at recommended supply voltages and operating temperatures, as shown in Tables 13 and 15.

Parameter	Description	Condition	Min	Typical	Max	Unit
Refclk <sub>FREQ</sub>	Input reference clock frequency range		100		125 <sup>1</sup>	MHz
T <sub>C-RISE</sub>	Rising edge rate	Differential	0.6		4	V/ns
T <sub>C-FALL</sub>	Falling edge rate	Differential	0.6		4	V/ns
V <sub>IH</sub>	Differential input high voltage	Differential	+150			mV
V <sub>IL</sub>	Differential input low voltage	Differential			-150	mV
V <sub>CROSS</sub>	Absolute single-ended crossing point voltage	Single-ended	+250		+550	mV
V <sub>CROSS-DELTA</sub>	Variation of V <sub>CROSS</sub> over all rising clock edges	Single-ended			+140	mV
V <sub>RB</sub>	Ring back voltage margin	Differential	-100		+100	mV
T <sub>STABLE</sub>	Time before $V_{\text{RB}}$ is allowed	Differential	500			ps
T <sub>PERIOD-AVG</sub>	Average clock period accuracy		-300		2800	ppm
T <sub>PERIOD-ABS</sub>	Absolute period, including spread-spec- trum and jitter		9.847		10.203	ns
T <sub>CC-JITTER</sub>	Cycle to cycle jitter				150	ps
V <sub>MAX</sub>	Absolute maximum input voltage				+1.15	V
V <sub>MIN</sub>	Absolute minimum input voltage		-0.3			V
Duty Cycle	Duty cycle		40		60	%
Rise/Fall Matching	Single ended rising Refclk edge rate ver- sus falling Refclk edge rate			20		%
Z <sub>C-DC</sub>	Clock source output DC impedance		40		60	Ω

#### Table 9 Input Clock Requirements

<sup>1.</sup> The input clock frequency will be either 100 or 125 MHz depending on signal REFCLKM. Frequency is set at 100 MHz in the 19mm package.

## **AC Timing Characteristics**

Parameter	Description		Gen 1			Gen 2		Units
Falameter	Description	Min <sup>1</sup>	Typ <sup>1</sup>	Max <sup>1</sup>	Min <sup>1</sup>	Typ <sup>1</sup>	Max <sup>1</sup>	onits
PCIe Transmit								
UI	Unit Interval	399.88	400	400.12	199.94	200	200.06	ps
T <sub>TX-EYE</sub>	Minimum Tx Eye Width	0.75			0.75			UI
T <sub>TX-EYE-MEDIAN-to-</sub> MAX-JITTER	Maximum time between the jitter median and maximum deviation from the median			0.125				UI
T <sub>TX-RISE</sub> , T <sub>TX-FALL</sub>	TX Rise/Fall Time: 20% - 80%	0.125			0.15			UI
T <sub>TX- IDLE-MIN</sub>	Minimum time in idle	20			20			UI

Table 10 PCIe AC Timing Characteristics (Part 1 of 2)

Parameter	Description		Gen 1			Gen 2		Units
Parameter	Description	Min <sup>1</sup>	Typ <sup>1</sup>	Max <sup>1</sup>	Min <sup>1</sup>	Typ <sup>1</sup>	Max <sup>1</sup>	Units
T <sub>TX-IDLE</sub> -SET-TO-IDLE	Maximum time to transition to a valid Idle after sending an Idle ordered set			8			8	ns
T <sub>TX-IDLE-TO-DIFF-</sub> DATA	Maximum time to transition from valid idle to diff data	8				8	ns	
T <sub>TX-SKEW</sub>	Transmitter data skew between any 2 lanes	1.3				1.3	ns	
T <sub>MIN-PULSED</sub>	Minimum Instantaneous Lone Pulse Width	NA		0.9			UI	
T <sub>TX-HF-DJ-DD</sub>	Transmitter Deterministic Jitter > 1.5MHz Bandwidth	NA				0.15	UI	
T <sub>RF-MISMATCH</sub>	Rise/Fall Time Differential Mismatch	NA				0.1	UI	
PCIe Receive								
UI	Unit Interval	399.88	400	400.12	199.94		200.06	ps
T <sub>RX-EYE</sub> (with jitter)	Minimum Receiver Eye Width (jitter tolerance)	0.4			0.4			UI
T <sub>RX-EYE-MEDIUM TO</sub>	Max time between jitter median & max deviation			0.3				UI
T <sub>RX-SKEW</sub>	Lane to lane input skew			20			8	ns
T <sub>RX-HF-RMS</sub>	1.5 — 100 MHz RMS jitter (common clock)		NA				3.4	ps
T <sub>RX-HF-DJ-DD</sub>	Maximum tolerable DJ by the receiver (common clock)	NA				88	ps	
T <sub>RX-LF-RMS</sub>	10 KHz to 1.5 MHz RMS jitter (common clock)	NA				4.2	ps	
T <sub>RX-MIN-PULSE</sub>	Minimum receiver instantaneous eye width		NA		0.6			UI

Table 10 PCIe AC Timing Characteristics (Part 2 of 2)

<sup>1.</sup> Minimum, Typical, and Maximum values meet the requirements under PCI Specification 2.0

Signal	Symbol	Reference Edge	Min Max		Unit	Timing Diagram Reference
GPIO						
GPIO[10:0] <sup>1</sup>	Tpw <sup>2</sup>	None	50	_	ns	

#### Table 11 GPIO AC Timing Characteristics

<sup>1.</sup> GPIO signals must meet the setup and hold times if they are synchronous or the minimum pulse width if they are asynchronous. Note that GPIO{6:3} pins are not available in the 19mm package.

 $^{2\ }$  The values for this symbol were determined by calculation, not by testing.

Signal	Symbol	Reference Edge	Min	Max	Unit	Timing Diagram Reference
JTAG						
JTAG_TCK	Tper_16a	none	50.0	—	ns	See Figure 5.
	Thigh_16a, Tlow_16a		10.0	25.0	ns	
JTAG_TMS <sup>1</sup> ,	Tsu_16b	JTAG_TCK rising	2.4	—	ns	
JTAG_TDI	Thld_16b		1.0	—	ns	
JTAG_TDO	Tdo_16c	JTAG_TCK falling	_	20	ns	
	Tdz_16c <sup>2</sup>		-	20	ns	
JTAG_TRST_N	Tpw_16d <sup>2</sup>	none	25.0	_	ns	

#### Table 12 JTAG AC Timing Characteristics

<sup>1.</sup> The JTAG specification, IEEE 1149.1, recommends that JTAG\_TMS should be held at 1 while the signal applied at JTAG\_TRST\_N changes from 0 to 1. Otherwise, a race may occur if JTAG\_TRST\_N is deasserted (going from low to high) on a rising edge of JTAG\_TCK when JTAG\_TMS is low, because the TAP controller might go to either the Run-Test/Idle state or stay in the Test-Logic-Reset state.

<sup>2.</sup> The values for this symbol were determined by calculation, not by testing.




Figure 5 JTAG AC Timing Waveform

## Recommended Operating Supply Voltages

Symbol	Parameter	Minimum	Typical	Maximum	Unit
V <sub>DD</sub> CORE	Internal logic supply	0.9	1.0	1.1	V
V <sub>DD</sub> I/O	I/O supply except for SerDes LVPECL/CML	3.135	3.3	3.465	V
V <sub>DD</sub> PEA <sup>1</sup>	PCI Express Analog Power	0.95	1.0	1.1	V
V <sub>DD</sub> PEHA <sup>2</sup>	PCI Express Analog High Power	2.25	2.5	2.75	V
V <sub>DD</sub> PETA <sup>1</sup>	PCI Express Transmitter Analog Voltage	0.95	1.0	1.1	V
V <sub>SS</sub>	Common ground	0	0	0	V

#### Table 13 PES24T3G2 Operating Voltages

<sup>1.</sup> V<sub>DD</sub>PEA and V<sub>DD</sub>PETA should have no more than 25mV<sub>peak-peak</sub> AC power supply noise superimposed on the 1.0V nominal DC value.

<sup>2.</sup> V<sub>DD</sub>PEHA should have no more than 50mV<sub>peak-peak</sub> AC power supply noise superimposed on the 2.5V nominal DC value.

#### Absolute Maximum Voltage Rating

Core Supply	PCIe Analog Supply	PCle Analog High Supply	PCIe Transmitter Supply	I/O Supply
1.5V	1.5V	4.6V	1.5V	4.6V

#### Table 14 PES24T3G2 Absolute Maximum Voltage Rating

**Warning:** For proper and reliable operation in adherence with this data sheet, the device should not exceed the recommended operating voltages in Table 13. The absolute maximum operating voltages in Table 14 are offered to provide guidelines for voltage excursions outside the recommended voltage ranges. Device functionality is not guaranteed at these conditions and sustained operation at these values or any exposure to voltages outside the maximum range may adversely affect device functionality and reliability.

## Power-Up/Power-Down Sequence

During power supply ramp-up, V<sub>DD</sub>CORE must remain at least 1.0V below V<sub>DD</sub>I/O at all times. There are no other power-up sequence requirements for the various operating supply voltages.

The power-down sequence can occur in any order.

## **Recommended Operating Temperature**

Grade	Temperature
Commercial	0°C to +70°C Ambient
Industrial	-40°C to +85°C Ambient

 Table 15
 PES24T3G2 Operating Temperatures

## **Power Consumption**

Typical power is measured under the following conditions: 25°C Ambient, 35% total link usage on all ports, typical voltages defined in Table 13 (and also listed below).

Maximum power is measured under the following conditions: 70°C Ambient, 85% total link usage on all ports, maximum voltages defined in Table 13 (and also listed below).

Number of Active		Core Supply		PCIe Analog Supply		PCIe Analog High Supply		PCIe Termin- ation Supply		I/O Supply		Total	
Lanes per	Port	Typ Max 1.0V 1.1V		Тур 1.0V	Max 1.1V	Тур 2.5V	Max 2.75V	Тур 1.0V	Max 1.15V	Тур 3.3V	Max 3.465V	Typ Power	Max Power
8/8/8	mA	1010	1260	1384	1600	161	176	541	600	3	5		
(Full Swing)	Watts	1.01	1.39	1.38	1.76	0.40	0.48	0.54	0.66	0.010	0.017	3.35	4.31
88/8	mA	1010	1260	1190	1376	161	176	281	312	3	5		
(Half Swing)	Watts	1.01	1.39	1.19	1.51	0.40	0.48	0.28	0.34	0.010	0.017	2.89	3.74

Table 16 PES24T3G2 Power Consumption

## Thermal Considerations — Option A Package

This section describes thermal considerations for the PES24T3G2 (19mm<sup>2</sup> FCBGA324 package). The data in Table 17 below contains information that is relevant to the thermal performance of the PES24T3G2 switch.

Symbol	Parameter	Value	Units	Conditions
T <sub>J(max)</sub>	Junction Temperature	125	°C	Maximum
T <sub>A(max)</sub>	Ambient Temperature	70	°C	Maximum
	Effective Thermal Resistance, Junction-to-Ambient	16.8	°C/W	Zero air flow
$\theta_{JA(effective)}$		10.1	°C/W	1 m/S air flow
		9.2	°C/W	2 m/S air flow
$\theta_{JB}$	Thermal Resistance, Junction-to-Board	4.1	°C/W	
$\theta_{JC}$	θ <sub>JC</sub> Thermal Resistance, Junction-to-Case		°C/W	
Р	P Power Dissipation of the Device		Watts	Maximum

Table 17 Thermal Specifications for PES24T3G2, 19x19 mm FCBGA324 Package

## Thermal Considerations — Option B Package

This section describes thermal considerations for the PES24T3G2 (27mm<sup>2</sup> FCBGA676 package). The data in Table 18 below contains information that is relevant to the thermal performance of the PES24T3G2 switch.

Symbol	Parameter	Value	Units	Conditions
T <sub>J(max)</sub>	Junction Temperature	125	°C	Maximum
T <sub>A(max)</sub>	Ambient Temperature	70	°C	Maximum
		14.6	°C/W	Zero air flow
$\theta_{JA(effective)}$	Effective Thermal Resistance, Junction-to-Ambient	8.2	°C/W	1 m/S air flow
		7.2	°C/W	2 m/S air flow
$\theta_{JB}$	Thermal Resistance, Junction-to-Board	3.1	°C/W	
$\theta^{JC}$	Thermal Resistance, Junction-to-Case	0.3	°C/W	
Р	Power Dissipation of the Device	4.31	Watts	Maximum

#### Table 18 Thermal Specifications for PES24T3G2, 27x27 mm FCBGA676 Package

**Note:** It is important for the reliability of this device in any user environment that the junction temperature not exceed the  $T_{J(max)}$  value specified in Table 17. Consequently, the effective junction to ambient thermal resistance ( $\theta_{JA}$ ) for the worst case scenario must be maintained below the value determined by the formula:

 $\theta_{JA} = (T_{J(max)} - T_{A(max)})/P$ 

Given that the values of  $T_{J(max)}$ ,  $T_{A(max)}$ , and P are known, the value of desired  $\theta_{JA}$  becomes a known entity to the system designer. How to achieve the desired  $\theta_{JA}$  is left up to the board or system designer, but in general, it can be achieved by adding the effects of  $\theta_{JC}$  (value provided in Table 17), thermal resistance of the chosen adhesive ( $\theta_{CS}$ ), that of the heat sink ( $\theta_{SA}$ ), amount of airflow, and properties of the circuit board (number of layers and size of the board). As a general guideline, this device will not need a heat sink if the board has 8 or more layers AND the board size is larger than 4"x12" AND airflow in excess of 0.5 m/s is available. It is strongly recommended that users perform their own thermal analysis for their own board and system design scenarios.

## **DC Electrical Characteristics**

Values based on systems running at recommended supply voltages, as shown in Table 13.

**Note:** See Table 8, Pin Characteristics, for a complete I/O listing.

I/O Type	Parameter	Description		Gen1			Gen2		Unit	Condi- tions
			Min <sup>1</sup>	Typ <sup>1</sup>	Max <sup>1</sup>	Min <sup>1</sup>	Typ <sup>1</sup>	Max <sup>1</sup>		
Serial Link	PCIe Transmit									
	V <sub>TX-DIFFp-p</sub>	Differential peak-to-peak output voltage	800		1200	800		1200	mV	
	V <sub>TX-DIFFp-p-LOW</sub>	Low-Drive Differential Peak to Peak Output Voltage	400		1200	400		1200	mV	
	V <sub>TX-DE-RATIO-</sub> 3.5dB	De-emphasized differential output voltage	-3		-4	-3.0	-3.5	-4.0	dB	
	V <sub>TX-DE-RATIO-</sub> 6.0dB	De-emphasized differential output voltage		NA		-5.5	-6.0	-6.5	dB	
	V <sub>TX-DC-CM</sub>	DC Common mode voltage	0		3.6	0		3.6	V	
	V <sub>TX-CM-ACP</sub>	RMS AC peak common mode output voltage			20				mV	
	V <sub>TX-CM-DC-active-</sub> idle-delta	Abs delta of DC common mode voltage between L0 and idle			100			100	mV	
	V <sub>TX-CM-DC-line-</sub> delta	Abs delta of DC common mode voltage between D+ and D-			25			25	mV	
	V <sub>TX-Idle-DiffP</sub>	Electrical idle diff peak output			20			20	mV	
	RL <sub>TX-DIFF</sub>	Transmitter Differential Return	10					10	dB	0.05 - 1.25GHz
		loss						8	dB	1.25 - 2.5GHz
	RL <sub>TX-CM</sub>	Transmitter Common Mode Return loss	6					6	dB	
	Z <sub>TX-DIFF-DC</sub>	DC Differential TX impedance	80	100	120			120	Ω	
	VTX-CM-ACpp	Peak-Peak AC Common		NA				100	mV	
	V <sub>TX-DC-CM</sub>	Transmit Driver DC Common Mode Voltage	0		3.6	0		3.6	V	
	V <sub>TX-RCV-DETECT</sub>	The amount of voltage change allowed during Receiver Detec- tion			600			600	mV	
	I <sub>TX-SHORT</sub>	Transmitter Short Circuit Current Limit	0		90				90	mA

 Table 19 DC Electrical Characteristics (Part 1 of 2)

I/О Туре	Parameter	Description		Gen1			Gen2		Unit	Condi- tions
			Min <sup>1</sup>	Typ <sup>1</sup>	Max <sup>1</sup>	Min <sup>1</sup>	Typ <sup>1</sup>	Max <sup>1</sup>		
Serial Link	PCIe Receive	·						-		
(cont.)	V <sub>RX-DIFFp-p</sub>	Differential input voltage (peak-to- peak)	175		1200	120		1200	mV	
	RL <sub>RX-DIFF</sub>	Receiver Differential Return Loss	10					10	dB	0.05 - 1.25GHz
								8		1.25 - 2.5GHz
	RL <sub>RX-CM</sub>	Receiver Common Mode Return Loss	6					6	dB	
	Z <sub>RX-DIFF-DC</sub>	Differential input impedance (DC)	80	100	120	Refer	to return lo	ss spec	Ω	
	Z <sub>RXDC</sub>	DC common mode impedance	40	50	60	40		60	Ω	
	Z <sub>RX-COMM-DC</sub>	Powered down input common mode impedance (DC)	200k	350k				50k	Ω	
	Z <sub>RX-HIGH-IMP-DC-</sub> POS	DC input CM input impedance for V>0 during reset or power down			50k			50k	Ω	
	Z <sub>RX-HIGH-IMP-DC-</sub> NEG	DC input CM input impedance for V<0 during reset or power down			1.0k			1.0k	Ω	
	V <sub>RX-IDLE-DET-</sub> DIFFp-p	Electrical idle detect threshold	65		175	65		175	mV	
	V <sub>RX-CM-ACp</sub>	Receiver AC common-mode peak voltage			150			150	mV	V <sub>RX-CM-ACp</sub>
PCIe REFCL	ζ									
	C <sub>IN</sub>	Input Capacitance	1.5	—		1.5	—		pF	
Other I/Os	•									
LOW Drive	I <sub>OL</sub>		—	2.5	—	—	2.5	—	mA	$V_{OL} = 0.4v$
Output	I <sub>OH</sub>		-	-5.5	—	—	-5.5	—	mA	V <sub>OH</sub> = 1.5V
High Drive	I <sub>OL</sub>		-	12.0	—	_	12.0	-	mA	$V_{OL} = 0.4v$
Output	I <sub>OH</sub>			-20.0	—	—	-20.0	—	mA	V <sub>OH</sub> = 1.5V
Schmitt Trig-	V <sub>IL</sub>		-0.3	—	0.8	-0.3	—	0.8	V	—
ger Input (STI)	V <sub>IH</sub>		2.0	-	V <sub>DD</sub> I/O + 0.5	2.0	-	V <sub>DD</sub> I/O + 0.5	V	—
Input	V <sub>IL</sub>		-0.3	—	0.8	-0.3	—	0.8	V	—
	V <sub>IH</sub>		2.0	-	V <sub>DD</sub> I/O + 0.5	2.0	-	V <sub>DD</sub> I/O + 0.5	V	-
Capacitance	C <sub>IN</sub>			—	8.5	—	—	8.5	pF	_
Leakage	Inputs		_	—	<u>+</u> 10	—	—	<u>+</u> 10	μA	V <sub>DD</sub> I/O (max)
	I/O <sub>LEAK W/O</sub> Pull-ups/downs		_	-	<u>+</u> 10	_	_	<u>+</u> 10	μA	V <sub>DD</sub> I/O (max)
	I/O <sub>LEAK WITH</sub> Pull-ups/downs		_	_	<u>+</u> 80	-	_	<u>+</u> 80	μΑ	V <sub>DD</sub> I/O (max)

Table 19 DC Electrical Characteristics (Part 2 of 2)

<sup>1.</sup> Minimum, Typical, and Maximum values meet the requirements under PCI Specification 2.0.

## Option A Package Pinout, 19x19mm 324-BGA Signal Pinout

The following table lists the pin numbers and signal names for the PES24T3G2 device.

Pin	Function	Alt	Pin	Function	Alt	Pin	Function	Alt	Pin	Function	Alt
A1	V <sub>SS</sub>		B17	PE4TN00		D15	V <sub>DD</sub> CORE		F13	V <sub>SS</sub>	
A2	V <sub>DD</sub> I/O		B18	PE4TP00		D16	V <sub>SS</sub>		F14	PE4RN03	
A3	V <sub>SS</sub>		C1	PE2TP06		D17	V <sub>SS</sub>		F15	PE4RP03	
A4	V <sub>SS</sub>		C2	PE2TN06		D18	V <sub>SS</sub>		F16	V <sub>SS</sub>	
A5	V <sub>SS</sub>		C3	V <sub>SS</sub>		E1	PE2TP05		F17	PE4TN03	
A6	V <sub>DD</sub> I/O		C4	PE2RP06		E2	PE2TN05		F18	PE4TP03	
A7	V <sub>SS</sub>		C5	PE2RN06		E3	V <sub>SS</sub>		G1	V <sub>SS</sub>	
A8	JTAG_TDI		C6	V <sub>SS</sub>		E4	PE2RP05		G2	V <sub>SS</sub>	
A9	MSMBDAT		C7	JTAG_TCK		E5	PE2RN05		G3	V <sub>SS</sub>	
A10	V <sub>DD</sub> I/O		C8	JTAG_TRST_N		E6	V <sub>DD</sub> CORE		G4	V <sub>DD</sub> CORE	
A11	V <sub>SS</sub>		C9	SSMBDAT		E7	V <sub>DD</sub> CORE		G5	V <sub>DD</sub> CORE	
A12	GPIO_00	1	C10	CCLKDS		E8	V <sub>DD</sub> CORE		G6	V <sub>DD</sub> PEA	
A13	V <sub>DD</sub> I/O		C11	SWMODE_2		E9	V <sub>SS</sub>		G7	V <sub>DD</sub> PEA	
A14	V <sub>DD</sub> I/O		C12	GPIO_02		E10	V <sub>DD</sub> CORE		G8	V <sub>DD</sub> CORE	
A15	V <sub>SS</sub>		C13	GPIO_09		E11	V <sub>DD</sub> CORE		G9	V <sub>DD</sub> CORE	
A16	V <sub>SS</sub>		C14	PE4RN01		E12	V <sub>DD</sub> CORE		G10	V <sub>DD</sub> CORE	
A17	V <sub>DD</sub> I/O		C15	PE4RP01		E13	V <sub>DD</sub> CORE		G11	V <sub>SS</sub>	
A18	V <sub>DD</sub> I/O		C16	V <sub>SS</sub>		E14	PE4RN02		G12	V <sub>DD</sub> PEA	
B1	PE2TP07		C17	PE4TN01		E15	PE4RP02		G13	V <sub>DD</sub> PEA	
B2	PE2TN07		C18	PE4TP01		E16	V <sub>SS</sub>		G14	V <sub>DD</sub> CORE	
B3	V <sub>SS</sub>		D1	V <sub>SS</sub>		E17	PE4TN02		G15	V <sub>DD</sub> CORE	
B4	PE2RP07		D2	V <sub>SS</sub>		E18	PE4TP02		G16	V <sub>SS</sub>	
B5	PE2RN07		D3	V <sub>SS</sub>		F1	PE2TP04		G17	V <sub>SS</sub>	
B6	V <sub>DD</sub> I/O		D4	V <sub>DD</sub> CORE		F2	PE2TN04		G18	V <sub>SS</sub>	
B7	V <sub>SS</sub>		D5	V <sub>DD</sub> CORE		F3	V <sub>SS</sub>		H1	PE2TP03	
B8	JTAG_TMS		D6	V <sub>DD</sub> I/O		F4	PE2RP04		H2	PE2TN03	
B9	SSMBCLK		D7	JTAG_TDO		F5	PE2RN04		H3	V <sub>SS</sub>	
B10	V <sub>DD</sub> I/O		D8	MSMBCLK		F6	V <sub>SS</sub>		H4	PE2RP03	
B11	SWMODE_1		D9	CCLKUS		F7	V <sub>SS</sub>		H5	PE2RN03	
B12	GPIO_01	1	D10	SWMODE_0		F8	V <sub>DD</sub> CORE		H6	V <sub>DD</sub> PEA	
B13	GPIO_10		D11	PERSTN		F9	V <sub>SS</sub>		H7	V <sub>DD</sub> PEA	
B14	PE4RN00		D12	GPIO_07	1	F10	V <sub>DD</sub> CORE		H8	V <sub>DD</sub> CORE	
B15	PE4RP00		D13	GPIO_08		F11	V <sub>SS</sub>		H9	V <sub>DD</sub> CORE	
B16	V <sub>SS</sub>		D14	V <sub>DD</sub> CORE		F12	V <sub>SS</sub>		H10	V <sub>DD</sub> CORE	

Table 20 PES24T3G2 (19x19mm 324-pin) Signal Pin-Out (Part 1 of 3)

Pin	Function	Alt									
H11	V <sub>SS</sub>		K13	V <sub>DD</sub> PETA		M15	PE4RP07		P17	V <sub>DD</sub> CORE	
H12	V <sub>DD</sub> PEA		K14	V <sub>DD</sub> CORE		M16	V <sub>SS</sub>		P18	V <sub>SS</sub>	
H13	V <sub>DD</sub> PEA		K15	NC		M17	PE4TN07		R1	V <sub>SS</sub>	
H14	PE4RN04		K16	V <sub>SS</sub>		M18	PE4TP07		R2	V <sub>DD</sub> CORE	
H15	PE4RP04		K17	REFRES5		N1	V <sub>SS</sub>		R3	V <sub>DD</sub> CORE	
H16	V <sub>SS</sub>		K18	REFRES4		N2	V <sub>SS</sub>		R4	PE0RP07	
H17	PE4TN04		L1	PE2TP01		N3	V <sub>SS</sub>		R5	PE0RP06	
H18	PE4TP04		L2	PE2TN01		N4	V <sub>DD</sub> CORE		R6	NC	
J1	PE2TP02		L3	V <sub>SS</sub>		N5	V <sub>DD</sub> CORE		R7	PE0RP05	
J2	PE2TN02		L4	PE2RP01		N6	V <sub>SS</sub>		R8	PE0RP04	
J3	V <sub>SS</sub>		L5	PE2RN01		N7	V <sub>SS</sub>		R9	V <sub>DD</sub> CORE	
J4	PE2RP02		L6	V <sub>DD</sub> PETA		N8	V <sub>DD</sub> PEA		R10	PE0RP03	
J5	PE2RN02		L7	V <sub>DD</sub> PETA		N9	V <sub>DD</sub> PEHA		R11	PE0RP02	
J6	V <sub>DD</sub> PEHA		L8	V <sub>DD</sub> PEA		N10	V <sub>DD</sub> PETA		R12	V <sub>DD</sub> CORE	
J7	V <sub>DD</sub> PEHA		L9	V <sub>DD</sub> PEHA		N11	V <sub>DD</sub> PEA		R13	PE0RP01	
J8	V <sub>DD</sub> CORE		L10	V <sub>DD</sub> PETA		N12	V <sub>DD</sub> PEHA		R14	PE0RP00	
J9	V <sub>SS</sub>		L11	V <sub>DD</sub> PEA		N13	V <sub>SS</sub>		R15	V <sub>DD</sub> CORE	
J10	V <sub>DD</sub> CORE		L12	V <sub>DD</sub> PEHA		N14	V <sub>SS</sub>		R16	V <sub>DD</sub> CORE	
J11	V <sub>SS</sub>		L13	V <sub>DD</sub> PETA		N15	V <sub>DD</sub> CORE		R17	V <sub>DD</sub> CORE	
J12	V <sub>DD</sub> PEHA		L14	PE4RN06		N16	V <sub>SS</sub>		R18	V <sub>SS</sub>	
J13	V <sub>DD</sub> PEHA		L15	PE4RP06		N17	V <sub>SS</sub>		T1	V <sub>SS</sub>	
J14	PE4RN05		L16	V <sub>SS</sub>		N18	V <sub>SS</sub>		T2	V <sub>SS</sub>	
J15	PE4RP05		L17	PE4TN06		P1	V <sub>SS</sub>		Т3	V <sub>SS</sub>	
J16	V <sub>SS</sub>		L18	PE4TP06		P2	V <sub>DD</sub> CORE		T4	V <sub>SS</sub>	
J17	PE4TN05		M1	PE2TP00		P3	V <sub>DD</sub> CORE		T5	V <sub>SS</sub>	
J18	PE4TP05		M2	PE2TN00		P4	PE0RN07		T6	V <sub>SS</sub>	
K1	REFRES2		M3	V <sub>SS</sub>		P5	PE0RN06		T7	V <sub>SS</sub>	
K2	REFRES3		M4	PE2RP00		P6	V <sub>DD</sub> CORE		T8	V <sub>SS</sub>	
K3	V <sub>SS</sub>		M5	PE2RN00		P7	PE0RN05		Т9	V <sub>SS</sub>	
K4	V <sub>DD</sub> CORE		M6	V <sub>DD</sub> PETA		P8	PE0RN04		T10	V <sub>SS</sub>	
K5	V <sub>DD</sub> CORE		M7	V <sub>DD</sub> PETA		P9	V <sub>DD</sub> CORE		T11	V <sub>SS</sub>	
K6	V <sub>DD</sub> PETA		M8	V <sub>DD</sub> PEA		P10	PE0RN03		T12	V <sub>SS</sub>	
K7	V <sub>DD</sub> PETA		M9	V <sub>DD</sub> PEHA		P11	PE0RN02		T13	V <sub>SS</sub>	
K8	V <sub>DD</sub> CORE		M10	V <sub>DD</sub> PETA		P12	V <sub>DD</sub> CORE		T14	V <sub>SS</sub>	
K9	V <sub>SS</sub>		M11	V <sub>DD</sub> PEA		P13	PE0RN01		T15	V <sub>SS</sub>	
K10	V <sub>DD</sub> CORE		M12	V <sub>DD</sub> PEHA		P14	PE0RN00		T16	V <sub>SS</sub>	
K11	V <sub>SS</sub>		M13	V <sub>SS</sub>		P15	V <sub>DD</sub> CORE		T17	V <sub>SS</sub>	
K12	V <sub>DD</sub> PETA		M14	PE4RN07		P16	V <sub>DD</sub> CORE		T18	V <sub>SS</sub>	

Table 20 PES24T3G2 (19x19mm 324-pin) Signal Pin-Out (Part 2 of 3)

Pin	Function	Alt									
U1	V <sub>SS</sub>		U10	PE0TN03		V1	V <sub>SS</sub>		V10	PE0TP03	
U2	PEREFCLKN		U11	PE0TN02		V2	PEREFCLKP		V11	PE0TP02	
U3	V <sub>SS</sub>		U12	V <sub>SS</sub>		V3	V <sub>SS</sub>		V12	V <sub>SS</sub>	
U4	PE0TN07		U13	PE0TN01		V4	PE0TP07		V13	PE0TP01	
U5	PE0TN06		U14	PE0TN00		V5	PE0TP06		V14	PE0TP00	
U6	REFRES1		U15	V <sub>SS</sub>		V6	REFRES0		V15	V <sub>SS</sub>	
U7	PE0TN05		U16	V <sub>SS</sub>		V7	PE0TP05		V16	V <sub>SS</sub>	
U8	PE0TN04		U17	V <sub>SS</sub>		V8	PE0TP04		V17	V <sub>SS</sub>	
U9	V <sub>SS</sub>		U18	V <sub>SS</sub>		V9	V <sub>SS</sub>		V18	V <sub>SS</sub>	

Table 20 PES24T3G2 (19x19mm 324-pin) Signal Pin-Out (Part 3 of 3)

#### Option A Package Power Pins (19x19mm 324-Pin)

V <sub>DD</sub> Core	V <sub>DD</sub> Core	V <sub>DD</sub> Core	V <sub>DD</sub> I/O	V <sub>DD</sub> PEA	V <sub>DD</sub> PEHA	V <sub>DD</sub> PETA
D4	G9	N15	A2	G6	J6	K6
D5	G10	P2	A6	G7	J7	K7
D14	G14	P3	A10	G12	J12	K12
D15	G15	P6	A13	G13	J13	K13
E6	H8	P9	A14	H6	L9	L6
E7	H9	P12	A17	H7	L12	L7
E8	H10	P15	A18	H12	M9	L10
E10	J8	P16	B6	H13	M12	L13
E11	J10	P17	B10	L8	N9	M6
E12	K4	R2	D6	L11	N12	M7
E13	K5	R3		M8		M10
F8	K8	R9		M11		N10
F10	K10	R12		N8		
G4	K14	R15		N11	1	
G5	N4	R16			1	
G8	N5	R17				

Table 21 PES24T3G2 (19x19mm 324-Pin) Power Pins

#### Option A Package Ground Pins (19x19mm 324-Pin)

۷ <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	۷ <sub>SS</sub>	V <sub>SS</sub>
A1	D16	G11	M3	T1	T18
A3	D17	G16	M13	T2	U1
A4	D18	G17	M16	Т3	U3
A5	E3	G18	N1	T4	U9
A7	E9	H3	N2	T5	U12
A11	E16	H11	N3	T6	U15
A15	F3	H16	N6	T7	U16
A16	F6	J3	N7	Т8	U17
B3	F7	J9	N13	Т9	U18
B7	F9	J11	N14	T10	V1
B16	F11	J16	N16	T11	V3
C3	F12	K3	N17	T12	V9
C6	F13	K9	N18	T13	V12
C16	F16	K11	P1	T14	V15
D1	G1	K16	P18	T15	V16
D2	G2	L3	R1	T16	V17
D3	G3	L16	R18	T17	V18

Table 22 PES24T3G2 (19x19mm 324-Pin) Ground Pins

#### Option A Package Alternate Signal Functions (19x19mm 324-Pin)

Pin	GPIO	Alternate
A12	GPIO_00	P2RSTN
B12	GPIO_01	P4RSTN
C12	GPIO_02	IOEXPINTN0
D12	GPIO_07	GPEN

Table 23 PES24T3G2 (19x19mm 324-Pin) Alternate Signal Functions

#### Option A Package Signals Listed Alphabetically (19x19mm 324-Pin)

Signal Name	I/O Type	Location	Signal Category
CCLKDS	I	C10	System
CCLKUS	I	D9	
GPIO_00	I/O	A12	General Purpose Input/Output
GPIO_01	I/O	B12	
GPIO_02	I/O	C12	
GPIO_07	I/O	D12	
GPIO_08	I/O	D13	
GPIO_09	I/O	C13	
GPIO_10	I/O	B13	
JTAG_TCK	I	C7	JTAG
JTAG_TDI	I	A8	
JTAG_TDO	0	D7	
JTAG_TMS	I	B8	-
JTAG_TRST_N	I	C8	
MSMBCLK	I/O	D8	SMBus
MSMBDAT	I/O	A9	
NO CONNECT		K15, R6	
PE0RN00	I	P14	PCI Express
PE0RN01	I	P13	-
PE0RN02	I	P11	
PE0RN03	I	P10	-
PE0RN04	I	P8	
PE0RN05	I	P7	-
PE0RN06	I	P5	-
PE0RN07	I	P4	-
PE0RP00	I	R14	-
PE0RP01	I	R13	
PE0RP02	I	R11	
PE0RP03	I	R10	
PE0RP04	I	R8	
PE0RP05	I	R7	
PE0RP06	l	R5	
PE0RP07	I	R4	
PE0TN00	0	U14	4

Table 24 PES24T3G2 (19x19mm 324-Pin) Alphabetical Signal List (Part 1 of 4)

Signal Name	I/O Type	Location	Signal Category
PE0TN01	0	U13	PCI Express (cont.)
PE0TN02	0	U11	
PE0TN03	0	U10	
PE0TN04	0	U8	
PE0TN05	0	U7	
PE0TN06	0	U5	
PE0TN07	0	U4	
PE0TP00	0	V14	
PE0TP01	0	V13	
PE0TP02	0	V11	
PE0TP03	0	V10	
PE0TP04	0	V8	
PE0TP05	0	V7	
PE0TP06	0	V5	
PE0TP07	0	V4	
PE2RN00	I	M5	
PE2RN01	I	L5	
PE2RN02	I	J5	
PE2RN03	I	H5	
PE2RN04	I	F5	
PE2RN05	I	E5	
PE2RN06	I	C5	
PE2RN07	I	B5	
PE2RP00	I	M4	
PE2RP01	I	L4	
PE2RP02	I	J4	
PE2RP03	I	H4	
PE2RP04	I	F4	
PE2RP05	I	E4	
PE2RP06	I	C4	
PE2RP07	I	B4	
PE2TN00	0	M2	
PE2TN01	0	L2	
PE2TN02	0	J2	
PE2TN03	0	H2	
PE2TN04	0	F2	

Table 24 PES24T3G2 (19x19mm 324-Pin) Alphabetical Signal List (Part 2 of 4)

PE2TN05         PE2TN06         PE2TN07         PE2TP00         PE2TP01         PE2TP02         PE2TP03         PE2TP04         PE2TP05	0 0 0 0 0 0 0 0 0 0 0 0 0	E2 C2 B2 M1 L1 J1 H1 F1 E1 C1 B1	PCI Express (cont.)
PE2TN07           PE2TP00           PE2TP01           PE2TP02           PE2TP03           PE2TP04	0 0 0 0 0 0 0 0 0 0	B2 M1 L1 J1 H1 F1 E1 C1	
PE2TP00           PE2TP01           PE2TP02           PE2TP03           PE2TP04	0 0 0 0 0 0 0 0	M1 L1 J1 H1 F1 E1 C1	
PE2TP01           PE2TP02           PE2TP03           PE2TP04	0 0 0 0 0 0 0	L1 J1 H1 F1 E1 C1	
PE2TP02 PE2TP03 PE2TP04	0 0 0 0 0 0	J1 H1 F1 E1 C1	
PE2TP03 PE2TP04	0 0 0 0 0	H1 F1 E1 C1	
PE2TP04	0 0 0 0	F1 E1 C1	
	0 0 0	E1 C1	
PE2TP05	0 0	C1	
	0		
PE2TP06		B1	
PE2TP07	1		
PE4RN00	1	B14	
PE4RN01	Ι	C14	
PE4RN02	I	E14	
PE4RN03	I	F14	
PE4RN04	Ι	H14	
PE4RN05	Ι	J14	
PE4RN06	I	L14	
PE4RN07	I	M14	
PE4RP00	I	B15	
PE4RP01	I	C15	
PE4RP02	Ι	E15	
PE4RP03	I	F15	
PE4RP04	I	H15	
PE4RP05	I	J15	
PE4RP06	I	L15	
PE4RP07	I	M15	
PE4TN00	0	B17	
PE4TN01	0	C17	
PE4TN02	0	E17	
PE4TN03	0	F17	
PE4TN04	0	H17	
PE4TN05	0	J17	
PE4TN06	0	L17	
PE4TN07	0	M17	
PE4TP00	0	B18	

Table 24 PES24T3G2 (19x19mm 324-Pin) Alphabetical Signal List (Part 3 of 4)