

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









Low Skew Buffers

General Description

The ICS9179B-01 generates SDRAM clock buffers required for high speed RISC or CISC microprocessor systems such as Intel PentiumPro or Pentium II. An output enable is provided for testability.


The device is a buffer with low output to output skew. This is a Fanout buffer device, not using an internal PLL. This buffer can also be a feedback to an external PLL stage for phase synchronization to a master clock.

The individual clock outputs are addressable through I²C to be enabled, or stopped in a low state for reduced EMI when the lines are not needed.


Features

- High speed, low noise non-inverting (0:17) buffer for SDRAM clock buffer applications.
- Supports up to four SDRAM DIMMS
- Synchronous clocks skew matched to 250 ps window on SDRAM.
- I²C Serial Configuration interface to allow individual clocks to be stopped.
- Multiple VDD, VSS pins for noise reduction
- Tri-state pin for testing
- Custom configurations available
- 3.0V 3.7V supply range
- 48-pin SSOP package

Block Diagram



Pin Configuration



48-Pin SSOP



Pin Descriptions

PIN NUMBER	PIN NAME	TYPE	DESCRIPTION	
4, 5, 8, 9	SDRAM (0:3)	OUT	SDRAM Byte 0 clock outputs ¹	
13, 14, 17, 18	SDRAM (4:7)	OUT	SDRAM Byte 1 clock outputs ¹	
31, 32, 35, 36	SDRAM (8:11)	OUT	SDRAM Byte 2 clock outputs ¹	
40, 41, 44, 45	SDRAM (12:15)	OUT	SDRAM Byte 3 clock outputs ¹	
21, 28	SDRAM (16:17)	OUT	SDRAM clock outputs useable for feedback.1	
11	BUF_IN	IN	Input for buffers	
38	OE	IN	Tri-states all outputs when held LOW. Has internal pull-up. ²	
24	SDATA	I/O	Data pin for I ² C circuitry ³	
25	SCLK	I/O	Clock pin for I ² C circuitry ³	
3, 7, 12, 16, 20, 29, 33, 37, 42, 46	VDD	PWR	3.3V Power supply for SDRAM buffer	
6, 10, 15, 19, 22, 27, 30, 34, 39, 43	GND	PWR	Ground for SDRAM buffer	
23	VDDS	PWR	3.3V Power supply for I ² C circuitry	
26	GNDS	PWR	Ground for I ² C circuitry	
1, 2, 47, 48	N/C	-	Pins are not internally connected	

Notes:

- 1. At power up all eighteen SDRAM outputs are enabled and active.
- 2. OE has a 100K Ohm internal pull-up resistor to keep all outputs active.
- The SDATA and SCLK inputs both also have internal pull-up resistors with values above 100K Ohms as well for complete platform flexibility. 3.

Power Groups

VDD = Power supply for SDRAM buffer VDDS = Power supply for I²C circuitry

Ground GroupsGND = Ground for SDRAM buffer
GNDS = Ground for I²C circuitry



Technical Pin Function Descriptions

VDD

This is the power supply to the internal core logic of the device as well as the clock output buffers for SDRAM(0:17).

This pin operates at 3.3V volts. Clocks from the listed buffers that it supplies will have a voltage swing from Ground to this level. For the actual guaranteed high and low voltage levels for the Clocks, please consult the DC parameter table in this data sheet.

GND

This is the power supply ground (common or negative) return pin for the internal core logic and all the output buffers.

SDRAM(0:17)

These Output Clocks are use to drive Dynamic RAM's and are low skew copies of the CPU Clocks. The voltage swing of the SDRAM's output is controlled by the supply voltage that is applied to VDD of the device, operates at 3.3 volts.

I²C

The SDATA and SCLOCK Inputs are use to program the device. The clock generator is a slave-receiver device in the I²C protocol. It will allow read-back of the registers. See configuration map for register functions. The I²C specification in Philips I²C Peripherals Data Handbook (1996) should be followed.

BUF_IN

Input for Fanout buffers (SDRAM 0:17).

OE

OE tristates all outputs when held low.

VDDS

This is the power supply to I²C circuitry.

GNDS

This is the ground to I²C circuitry.



General I²C serial interface information

A. For the clock generator to be addressed by an I²C controller, the following address must be sent as a start sequence, with an acknowledge bit between each byte.

Then Byte 0, 1, 2, etc in sequence until STOP.

B. The clock generator is a slave/receiver I²C component. It can "read back "(in Philips I²C protocol) the data stored in the latches for verification. (set R/W# to 1 above). There is no BYTE count supported, so it does not meet the Intel SMB PIIX4 protocol.

Byte 0, 1, 2, etc in sequence until STOP.

- C. The data transfer rate supported by this clock generator is 100K bits/sec (standard mode)
- D. The input is operating at 3.3V logic levels.
- E. The data byte format is 8 bit bytes.
- F. To simplify the clock generator I²C interface, the protocol is set to use only block writes from the controller. The bytes must be accessed in sequential order from lowest to highest byte with the ability to stop after any complete byte has been transferred. The Command code and Byte count shown above must be sent, but the data is ignored for those two bytes. The data is loaded until a Stop sequence is issued.
- G. In the power down mode (PWR_DWN# Low), the SDATA and SCLK pins are tristated and the internal data latches maintain all prior programming information.
- H. At power-on, all registers are set to a default condition. Bytes 0 through 2 default to a 1 (Enabled output state).

Serial Configuration Command Bitmaps

Byte 0: SDRAM Clock Register

Notes: 1 = Enabled; 0 = Disabled, outputs held low Note: PWD = Power-Up Default



Functionality

Byte 1: SDRAM Clock Register Byte 2: PCICLK Clock Register

	Max SISCIP	upply_cor e oap loa	sumption dSDRAM (8:1)	SDRAM (12:15)	SDRAM (16:17)	
Bit 6 04121 Notes Vine Action 2	All _o statica iri	-,	Por GNDZ		Notes: Hi-Z Notes: 1 = Enabled;	Hi-Z 0 = Disabled, outputs	neld low
BULL IN SPRAMESERVE	Per Up DetaB	ปF_IN 3mA	1 X BUF_IN		1 X BUF_IN	1 X BUF_IN	
A Circuitry Specification	d d						
Aprine 65M HZct/In Passerve	1 Powe		agement				
Active 100MHz ^{alues belov} (BUF_IN = 100.00MHz)	v are estimate	es of targe 180m	t specifications.				



Absolute Maximum Ratings

Supply Voltage 7.0 V

Logic Inputs GND -0.5 V to V_{DD} +0.5 V

Ambient Operating Temperature 0°C to +70°C

Stresses above those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only and functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.



Electrical Characteristics - SDRAM

 T_{A} = 0 - 70C; V_{DD} = V_{DDL} = 3.3 V +/-5%; C_{L} = 20 - 30 pF (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Impedance	R _{DSP}	$V_O = V_{DD}^*(0.5)$	10		24	W
Output Impedance	R _{DSN}	$V_{O} = V_{DD}^{*}(0.5)$	10		24	W
Output High Voltage	V_{OH}	$I_{OH} = -36 \text{ mA}$	2.4	3		V
Output Low Voltage	V_{OL}	$I_{OL} = 23 \text{ mA}$		0.27	0.4	V
Output High Current	I _{OH}	$V_{OH} = 2.0 \text{ V}$		-115	-54	mA
Output Low Current	I _{OL}	$V_{OL} = 0.8 \text{ V}$	40	57		mA
Rise Time ¹	T _r	$V_{OL} = 0.4 \text{ V}, V_{OH} = 2.4 \text{ V}$	0.5	0.95	1.33	ns
Fall Time ¹	T_f	$V_{OH} = 2.4 \text{ V}, V_{OL} = 0.4 \text{ V}$	0.5	0.95	1.33	ns
Duty Cycle ¹	D _t	$V_T = 1.5 \text{ V}$	45	51	55	%
Skew ¹	T_sk	$V_T = 1.5 \text{ V}$		110	250	ps
	T_{PROP}	$V_T = 1.5 V$	1	5	6	ns
Propagation ¹	T _{PROPEN}	$V_T = 1.5 V$	1		8	ns
	T _{PROPDIS}	$V_T = 1.5 V$	1		8	ns

¹Guarenteed by design, not 100% tested in production.




General Layout Precautions:

- Use a ground plane on the top layer of the PCB in all areas not used by traces.
- Make all power traces and vias as wide as possible to lower inductance.

Notes:

- All clock outputs should have series terminating resistor. Not shown in all places to improve readibility of diagram
- readibility of diagram
 2 Optional EMI capacitor should be used on all CPU, SDRAM, and PCI outputs.




- = Ground Plane Connection
- = Power Plane Conncetion
- ☐ = Solder Pads

Capacitor Values:

All unmarked capacitors are 0.01µF ceramic






SSOP Package

SYMBOL	COMMON DIMENSIONS			VARIATIONS		N		
	MIN.	NOM.	MAX.		MIN.	NOM.	MAX.	
Α	.095	.101	.110	AC	.620	.625	.630	48
A1	.008	.012	.016					
A2	.088	.090	.092					
В	.008	.010	.0135					
С	.005	-	.010					
D	See Variations							
E	.292	2 .296 .29						
е	0.025 BSC							
Н	.400	.406	.410					
h	.010	.013	.016					
L	.024	.032	.040					
N	See Variations							
μ	0°	5°	8°					
X	.085	.093	.100					

Ordering Information

9179BF-01LF

Example:



ICS9179B-01

