

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









Low Power Clock Chip for Serverworks HT2400 Servers

Recommended Application:

Serverworks HT2400-based systems using AMD Opteron processors

Output Features:

- 7 Pairs of AMD Low Power K8 Greyhound compliant clocks
- 7 Pair of SRC/PCI Express* Gen 2 clocks
- 3 14.318 MHz REF clocks including 1 free-running
- 2 48MHz clocks
- 2 PCI 33 MHz clocks
- 2 25MHz clocks

Features:

- Spread Spectrum for EMI reduction
- Outputs may be disabled via SMBus
- M/N programming via SMBus
- PCIe clocks meet PCIe Gen 2.
- Low Power differential outputs

Functionality

FS2	FS1	FS0	CPU (MHz)
0	0	0	Hi-Z
0	0	1	X/6
0	1	0	180.00
0	1	1	220.00
1	0	0	100.00
1	0	1	133.33
1	1	0	Reserved
1	1	1	200.00

Power Groups

Pin N	umber	Description
VDD	GND	-
8	11	48MHz Clocks
64	61	25MHz Clocks
14	17	33 MHz PCI Clocks
20	21	Analog Core
36, 28	35, 27	PCIe clocks
55, 47	54, 46	K8G CPU Clocks
3	7	REF Clocks, Xtal Osc.

Pin Configuration

_			
X1	1	6	4 VDD25MHz
X2	2	6	3 FS0/25MHz_0_2x
VDDREF_STB	3	6	2 25MHz_1_2x
REF0_RUN_2x	4	6	1 GND25MHz
FS1/REF1_2x	5	6	0 SPREAD_EN
FS2/REF2_2x	6	5	9 CPUK8GT_L6
GNDREF	7	5	8 CPUK8GC_L6
VDD48	8	5	7 CPUK8GT_L5
48MHz_0_2x	9	5	6 CPUK8GC_L5
48MHz_1_2x	10	5	5 VDDCPU
GND48	11	5	4 GND
SCLK	12	5	3 CPUK8GT_L4
SDATA	13	5	2 CPUK8GC_L4
VDDPCI	14	5	1 CPUK8GT_L3
PCICLK0_2x	15	5 ک	0 CPUK8GC_L3
PCICLK1_2x	16	55 4 4 4 4	9 CPUK8GT_L2
GNDPCI	17	ਨ 4	8 CPUK8GC_L2
CLKPWRGD/PD#	18	E 4	7 VDDCPU
GND	19	4	6 GND
VDDA	20	4	5 CPUK8GT_L1
GNDA	21	4	4 CPUK8GC_L1
GND	22	4	3 CPUK8GT_L0
PCIeT_L0	23	4	2 CPUK8GC_L0
PCIeC_L0	24	4	1 GND
PCleT_L1	25		0 PCIeT_L6
PCIeC_L1	26		9 PCIeC_L6
GND	27		8 PCIeT_L5
VDDPCle	28	3	7 PCIeC_L5
PCleT_L2		-	6 VDDPCle
PCIeC_L2			5 GND
PCIeT_L3			4 PCIeT_L4
PCIeC_L3	32	3	3 PCIeC_L4
	C4	TCCOD	

64-TSSOP



Pin Description

PIN#	escription PIN NAME	TYPE	DESCRIPTION
1	X1	IN	Crystal input, Nominally 14.318MHz.
2	X2	OUT	Crystal output, Nominally 14.318MHz
3	VDDREF_STB	PWR	Ref, XTAL power supply, nominal 3.3V standby power
4	REF0_RUN_2x	OUT	14.318MHz Free Running XTAL Output. This output runs as long as
4	NEI U_NOIN_ZX	001	standby VDD is applied to the part. Default drive is 2 loads.
5	FS1/REF1_2x	I/O	Frequency select latch input pin / 14.318 MHz reference clock. Default 2
			load drive. Frequency select latch input pin / 14.318 MHz reference clock. Default 2
6	FS2/REF2_2x	I/O	load drive.
7	GNDREF	PWR	Ground pin for the REF outputs.
8	VDD48	PWR	Power pin for the 48MHz output.3.3V
9	48MHz_0_2x	OUT	48MHz clock output. Default 2 load drive strength
10	48MHz_1_2x	OUT	48MHz clock output. Default 2 load drive strength
11	GND48	PWR	Ground pin for the 48MHz outputs
12	SCLK	IN	Clock pin of SMBus circuitry, 5V tolerant.
13	SDATA	I/O	Data pin for SMBus circuitry, 3.3V tolerant.
14	VDDPCI	PWR	Power supply for PCI clocks, nominal 3.3V
15	PCICLK0_2x	OUT	3.3V PCI clock output. Default 2 load drive strength.
16	PCICLK1_2x	OUT	3.3V PCI clock output. Default 2 load drive strength.
17	GNDPCI	PWR	Ground pin for the PCI outputs
			This 3.3V LVTTL input is a level sensitive strobe used to determine when latch inputs are valid and are ready to be sampled. This is an active high
18	CLKPWRGD/PD#	IN	input. / Asynchronous active low input pin used to power down the device
			into a low power state.
19	GND	PWR	Ground pin.
20	VDDA	PWR	3.3V power for the PLL core.
21	GNDA	PWR	Ground pin for the PLL core.
22	GND	PWR	Ground pin.
23	PCleT_L0	OUT	True clock of 0.8V differential push-pull PCI_Express pair (no 50ohm
			resistor to GND needed) Complement clock of 0.8V differential push-pull PCI_Express pair. (no
24	PCIeC_L0	OUT	50ohm resistor to GND needed)
25	PCleT_L1	OUT	True clock of 0.8V differential push-pull PCI_Express pair (no 50ohm
25	role1_L1	001	resistor to GND needed)
26	PCleC_L1	OUT	Complement clock of 0.8V differential push-pull PCI_Express pair. (no
27	GND	PWR	50ohm resistor to GND needed) Ground pin.
28	VDDPCle	PWR	Power supply for PCI Express clocks, nominal 3.3V
			True clock of 0.8V differential push-pull PCI_Express pair (no 50ohm
29	PCleT_L2	OUT	resistor to GND needed)
30	PCIeC_L2	OUT	Complement clock of 0.8V differential push-pull PCI_Express pair. (no
			50ohm resistor to GND needed)
31	PCleT_L3	OUT	True clock of 0.8V differential push-pull PCI_Express pair (no 50ohm resistor to GND needed)
		_	Complement clock of 0.8V differential push-pull PCI_Express pair. (no
32	PCleC_L3	OUT	50ohm resistor to GND needed)



Pin Description (continued)


	Description (continued)										
PIN#	PIN NAME	TYPE	DESCRIPTION								
33	PCIeC_L4	OUT	Complement clock of 0.8V differential push-pull PCI_Express pair. (no 500hm resistor to GND needed)								
34	PCIeT_L4	OUT	True clock of 0.8V differential push-pull PCI_Express pair (no 50ohm resistor to GND needed)								
35	GND	PWR	Ground pin.								
36	VDDPCle	PWR	Power supply for PCI Express clocks, nominal 3.3V								
37	PCIeC_L5	OUT	Complement clock of 0.8V differential push-pull PCI_Express pair. (no 500hm resistor to GND needed)								
38	PCIeT_L5	OUT	True clock of 0.8V differential push-pull PCI_Express pair (no 50ohm resistor to GND needed)								
39	PCIeC_L6	OUT	Complement clock of 0.8V differential push-pull PCI_Express pair. (no 50ohm resistor to GND needed)								
40	PCIeT_L6	OUT	True clock of 0.8V differential push-pull PCI_Express pair (no 50ohm resistor to GND needed)								
41	GND	PWR	Ground pin.								
42	CPUK8GC_L0	OUT	Complementary signal of low-power differential push-pull AMD K8 "Greyhound" clock								
43	CPUK8GT_L0	OUT	True signal of low-power differential push-pull AMD K8 "Greyhound" clock								
44	CPUK8GC_L1	OUT	Complementary signal of low-power differential push-pull AMD K8 "Greyhound" clock								
45	CPUK8GT_L1	OUT	True signal of low-power differential push-pull AMD K8 "Greyhound" clock								
46	GND	PWR	Ground pin.								
47	VDDCPU	PWR	Supply for CPU clocks, 3.3V nominal								
48	CPUK8GC_L2	OUT	Complementary signal of low-power differential push-pull AMD K8 "Greyhound" clock								
49	CPUK8GT_L2	OUT	True signal of low-power differential push-pull AMD K8 "Greyhound" clock								
50	CPUK8GC_L3	OUT	Complementary signal of low-power differential push-pull AMD K8 "Greyhound" clock								
51	CPUK8GT_L3	OUT	True signal of low-power differential push-pull AMD K8 "Greyhound" clock								
52	CPUK8GC_L4	OUT	Complementary signal of low-power differential push-pull AMD K8 "Greyhound" clock								
53	CPUK8GT_L4	OUT	True signal of low-power differential push-pull AMD K8 "Greyhound" clock								
54	GND	PWR	Ground pin.								
55	VDDCPU	PWR	Supply for CPU clocks, 3.3V nominal								
56	CPUK8GC_L5	OUT	Complementary signal of low-power differential push-pull AMD K8 "Greyhound" clock								
57	CPUK8GT_L5	OUT	True signal of low-power differential push-pull AMD K8 "Greyhound" clock								
58	CPUK8GC_L6	OUT	Complementary signal of low-power differential push-pull AMD K8 "Greyhound" clock								
59	CPUK8GT_L6	OUT	True signal of low-power differential push-pull AMD K8 "Greyhound" clock								
60	SPREAD_EN	IN	Asynchronous, active high input to enable spread spectrum functionality.								
61	GND25MHz	PWR	Ground pin for the 25Mhz outputs								
62	25MHz_1_2x	OUT	25MHz clock output, 3.3V. Default 2 load drive								
63	FS0/25MHz_0_2x	I/O	Frequency select latch input pin / Fixed 25MHz 3.3V clock output. Default 2 load drive								
64	VDD25MHz	PWR	Power supply for 25MHz clocks, 3.3V nominal.								



General Description

The ICS932S825 is a main clock synthesizer chip that all clocks required by Serverworks HT2400-based servers. An SMBus interface allows full control of the device.

Block Diagram



Single-ended Terminations (All Single-Ended Outputs)

Single-ended	Number of	Series Resistor for Proper Termination
Output Strength	Loads on Board	Zo = 50 ohms
1 Load	1	33
2 Load	1	39
(Default)	2	22

Differential Terminations

Differential	Number of	Series Resistor for Proper Termination
Output	Loads on Board	Zo = 50 ohms
CPUK8Gx	1	33
PCIe_Lx	1	33

1276F—12/02/08



Frequency Selection Table

Frequen		ection rte 0	1 I ab	ie					
Bit 4 SS_EN	Bit 3 FS3	Bit2 FS2	Bit1 FS1	Bit0 FS0	CPU (MHz)	SRC (MHz)	PCI (MHz)	Spread %	OverClock Amount
0	0	0	0	0	Hi-Z	Hi-Z	Hi-Z	N/A	N/A
0	0	0	0	1	X/4	X/8	x/24	N/A	N/A
0	0	0	1	0	180.00	90.00	30.00	0	0.90
0	0	0	1	1	220.00	110.00	36.67	0	1.10
0	0	1	0	0	100.00	100.00	33.33	0	1.00
0	0	1	0	1	133.33	100.00	33.33	0	1.00
0	0	1	1	0			Reserved	l	
0	0	1	1	1	200.00	100.00	33.33	0	1.00
0	1	0	0	0	184.00	92.00	30.67	0	0.92
0	1	0	0	1	188.00	94.00	31.33	0	0.94
0	1	0	1	0	192.00	96.00	32.00	0	0.96
0	1	0	1	1	196.00	98.00	32.67	0	0.98
0	1	1	0	0	204.00	102.00	34.00	0	1.02
0	1	1	0	1	208.00	104.00	34.67	0	1.04
0	1	1	1	0	212.00	106.00	35.33	0	1.06
0	1	1	1	1	216.00	108.00	36.00	0	1.08
1	0	0	0	0	Hi-Z	Hi-Z	Hi-Z	N/A	N/A
1	0	0	0	1	X/4	X/8	x/24	N/A	N/A
1	0	0	1	0	180.00	90.00	30.00	-0.5%	1.00
1	0	0	1	1	220.00	110.00	36.67	-0.5%	1.00
1	0	1	0	0	100.00	100.00	33.33	-0.5%	1.00
1	0	1	0	1	133.33	100.00	33.33	-0.5%	1.00
1	0	1	1	0			Reserved	ŀ	
1	0	1	1	1	200.00	100.00	33.33	-0.5%	1.00
1	1	0	0	0	184.00	92.00	30.67	-0.5%	0.92
1	1	0	0	1	188.00	94.00	31.33	-0.5%	0.94
1	1	0	1	0	192.00	96.00	32.00	-0.5%	0.96
1	1	0	1	1	196.00	98.00	32.67	-0.5%	0.98
1	1	1	0	0	204.00	102.00	34.00	-0.5%	1.02
1	1	1	0	1	208.00	104.00	34.67	-0.5%	1.04
1	1	1	1	0	212.00	106.00	35.33	-0.5%	1.06
1	1	1	1	1	216.00	108.00	36.00	-0.5%	1.08



CPU Divider Ratios

		Divider (3:2)										
	Bit	00		01		10		11	MSB			
(1:0)	00	0000	2	0100	4	1000	8	1100	16			
	01	0001	3	0101	6	1001	12	1101	24			
ide	10	0010	5	0110	10	1010	20	1110	40			
Divider	11	0011	15	0111	30	1011	60	1111	120			
_	LSB	Address	Div	Address	Div	Address	Div	Address	Div			

PCI Divider Ratios

		Divider (3:2)										
(Bit	00		01		10		11	MSB			
(1:0)	00	0000	4	0100	8	1000	16	1100	32			
	01	0001	3	0101	6	1001	12	1101	24			
Divider	10	0010	5	0110	10	1010	20	1110	40			
)iV	11	0011	15	0111	30	1011	60	1111	120			
	LSB	Address	Div	Address	Div	Address	Div	Address	Div			

SRC Divider Ratios

		Divider (3:2)										
	Bit	00		01		10		11	MSB			
(1:0)	00	0000	2	0100	4	1000	8	1100	16			
	01	0001	3	0101	6	1001	12	1101	24			
ig	10	0010	5	0110	10	1010	20	1110	40			
Divider	11	0011	7	0111	14	1011	28	1111	56			
	LSB	Address	Div	Address	Div	Address	Div	Address	Div			



Absolute Maximum Ratings

Parameter	Symbol	Min	Max	Units	Notes
3.3V Core Supply Voltage	VDDA		GND + 4.5V	٧	1
3.3V Logic Input Supply Voltage	VDD		GND +4.5V	٧	1
Storage Temperature	Ts	-50	150	°C	
Ambient Operating Temp	Tambient	0	70	°C	
Input ESD protection human body model	ESD prot	2000		V	1

¹Operation at these extremes is neither implied nor guaranteed

Electrical Characteristics - Input/Supply/Common Output Parameters

 $T_A = 0 - 70^{\circ}C$; Supply Voltage $V_{DD} = 3.3 \text{ V} + /-5\%$

$T_A = 0 - 70 \text{ G}$, Supply Voltage $V_{DD} = 3.3 \text{ V} + 7-3\%$										
PARAMETER	SYMBOL	Conditions	MIN	TYP	MAX	UNITS	NOTES			
Input High Voltage	V_{IH}		2		$V_{DD} + 0.3$	V	1			
Input Low Voltage	V _{IL}		V _{SS} - 0.3		0.8	V	1			
Input High Current	I _{IH}	$V_{IN} = V_{DD}$	-5		5	uA	1			
Input Low Current	I _{IL1}	V _{IN} = 0 V; Inputs with no pull-up resistors	-5			uA	1			
input Low Gurrent	I _{IL2}	V _{IN} = 0 V; Inputs with pull-up resistors	-200			uA	1			
Operating Current	I _{DD3.3OP}	all outputs driven			250	mA				
Powerdown Current	I _{DD3.3PD}	all diff pairs Low/Low			15	mA				
Input Frequency ³	F_i	$V_{DD} = 3.3 \text{ V}$		14.318		MHz	3			
Pin Inductance ¹	L_{pin}				7	nΗ	1			
	C _{IN}	Logic Inputs			5	pF	1			
Input Capacitance ¹	C_OUT	Output pin capacitance			6	pF	1			
	C_{INX}	X1 & X2 pins			5	pF	1			
Clk Stabilization ^{1,2}	T_{STAB}	From V _{DD} Power-Up or de-assertion of PD# to 1st clock			3	ms	1,2			
Modulation Frequency		Triangular Modulation	30		33	kHz	1			
SMBus Voltage	V_{DD}		2.7		5.5	V	1			
Low-level Output Voltage	V_{OL}	@ I _{PULLUP}			0.4	V	1			
Current sinking at $V_{OL} = 0.4 \text{ V}$	I _{PULLUP}		4			mA	1			
SCLK/SDATA Clock/Data Rise Time ³	T _{RI2C}	(Max VIL - 0.15) to (Min VIH + 0.15)			1000	ns	1			
SCLK/SDATA Clock/Data Fall Time ³	T _{FI2C}	(Min VIH + 0.15) to (Max VIL - 0.15)			300	ns	1			

¹Guaranteed by design and characterization, not 100% tested in production.

²See timing diagrams for timing requirements.

³ Input frequency should be measured at the REFOUT pin and tuned to ideal 14.31818MHz to meet ppm frequency accuracy on PLL outputs.



AC Electrical Characteristics - Low Power Differential PCIe Outputs

 $T_A = 0 - 70^{\circ}C$; $V_{DD} = 3.3 \text{ V +/-5\%}$; $C_L = 2pF$, $R_S = 33.2\Omega$

1 _A = 0 - 70 C, V _{DD} = 3.3 V +7-3/8, C _L =2pr, n _S =33.232									
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES		
Rising Edge Slew Rate	t _{SLR}	Differential Measurement	0.5		2	V/ns	1,2		
Falling Edge Slew Rate	t _{FLR}	Differential Measurement	0.5		2	V/ns	1,2		
Slew Rate Variation	t _{SLVAR}	Single-ended Measurement			20	%	1		
Maximum Output Voltage	V_{HIGH}	Includes overshoot			1150	mV	1		
Minimum Output Voltage	V_{LOW}	Includes undershoot	-300			mV	1		
Differential Voltage Swing	V_{SWING}	Differential Measurement	400			mV	1		
Crossing Point Voltage	V_{XABS}	Single-ended Measurement	300		550	mV	1,3,4		
Crossing Point Variation	$V_{XABSVAR}$	Single-ended Measurement			140	mV	1,3,5		
Duty Cycle	D _{CYC}	Differential Measurement	45		55	%	1		
PCIe Jitter - Cycle to Cycle	PCleJ _{C2C}	Differential Measurement			125	ps	1		
PCIe[6:0] Skew	PCIe _{SKEW}	Differential Measurement			250	ps	1		

Notes on Electrical Characteristics:

PCIe Phase Jitter Impact

1 Old I Hadd dittol III	.puot						
Parameter		Conditions	Min	Typical	Max	Units	Notes
Output phase jitter impact – PCIe* Gen1	θ_{PCle1}	(including PLL BW 1.5-22 MHz, z = 0.54, Td=10 ns, Ftrk=1.5 MHz)	0		108	ps	1,2,3,4
Output phase jitter impact - PCIe Gen2	θ_{PCle2}	(including PLL BW5-16 MHz, 8 – 16 MHz, z = 0.54, Td=10 ns)	0		3.1	ps RMS	1,2,3,4

NOTES:

- 1. Post processed evaluation through Intel supplied Matlab scripts.
- 2. PCle* Gen2 filter characteristics are subject to final ratification by PC ISIG. Please check the PCl* SIG for the latest specification.
- 3. These jitter numbers are defined for a BER of 1E-12. Measured numbers at a smaller sample size have to be extrapolated to this BER target.
- 4. Guaranteed by design and characterization, not 100% tested in production.

¹Guaranteed by design and characterization, not 100% tested in production.

² Slew rate measured through Vswing centered around differential zero

³ Vxabs is defined as the voltage where CLK = CLK#

⁴ Only applies to the differential rising edge (CLK rising and CLK# falling)

 $^{^{\}rm 5}$ Defined as the total variation of all crossing voltages of CLK rising and CLK# falling.

⁶ All Long Term Accuracy and Clock Period specifications are guaranteed assuming that REFOUT is at 14.31818MHz



AC Electrical Characteristics - Low Power Differential CPU Outputs

 $T_{\Delta} = 0 - 70^{\circ}\text{C}$; $V_{DD} = 3.3 \text{ V} + /-5\%$; $C_{L} = \text{AMD64 Processor Test Load}$

$I_A = 0 \cdot 70 \text{C}, V_{DD} = 3.3 \text{V}$	T/-3 /0, OL -/ IVI	DUT I TUCESSUI TESI LUAU								
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES			
Crossing Point Variation	$\Delta V_{ ext{CROSS}}$	Single-ended Measurement			140	mV	1			
Frequency	f		198.8		200	MHz	2			
Long Term Accuracy	ppm		-300		300	ppm	3			
Rising Edge Slew Rate	t _{SLR}	Differential Measurement	0.5		10	V/ns	4,5			
Falling Edge Slew Rate	t_{FLR}	Differential Measurement	0.5		10	V/ns	4,5			
CPU Jitter - Cycle to Cycle	CPUJ _{C2C}	Differential Measurement			150	ps	6			
CPU Jitter - Accumulated	CPUJ _{ACC}	Over a 10 uS period	-1		1	ns	7			
Maximum Output Voltage	V_{HIGH}	Includes overshoot, single-ended measurement			1150	mV	1			
Minimum Output Voltage	V_{LOW}	Includes undershoot, single-ended measurement	-300			mV	1			
Differential Voltage Swing Peak-to-Peak	V_{DPK-PK}	Differential Measurement	400		2400	mV	8			
Differential Voltage	V_D	Differential Measurement	200		1200	mV	9			
Change in V _D DC cycle-to- cycle	ΔV_D	Single-ended Measurement	-75		75	mV	10			
Duty Cycle	D_{CYC}	Differential Measurement	45		55	%	11			
CPU[6:0] Skew	CPU _{SKEW10}	Differential Measurement			250	ps				
Laborate Florida Characteristics (Occupants of the Action and absorbed in the 100% total discuss of the Company										

Notes on Electrical Characteristics (Guaranteed by design and characterization, not 100% tested in production):

¹Single-ended measurement at crossing point. Value is max-min over all time. DC value of common mode is not important due to the blocking cap.

² Minimum frequency results from 0.5% down spread.

³ Measured with spread spectrum off.

⁴ This parameter is intended to give guidance for simulation.

⁵ Differential measurement through the range of +/-100mV

⁶ Between any two adjacent cycles.

⁷ Accumulated over a 10 uS time periode, measured with JIT2 TIE at 50ps interval.

⁸ V_{DPK-PK} is the overall magnitude of the differential signal.

 $^{^{9}}$ V_{DMIN} is the amplitude of the ring-back differential measurement, guaranteed by design, that ring-back will not cross 0V V_D. V_{DMAX} is the largest amplitude allowed.

 $^{^{10}}$ The difference in magnitude of two adjacent V_{DDC} measurements. V_{DDC} is the stable post overshoot and ring-back part

¹¹ Defined as tHIGH/tCYCLE



Electrical Characteristics - 33 MHz PCICLK, 25MHz Outputs

 $T_A = 0 - 70^{\circ}\text{C}$; VDD=3.3V +/-5%; $C_L = 5 \text{ pF}$ (unless otherwise specified)

		• •					
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	Notes
PCI Long Accuracy	ppm	see Tperiod min-max values	-300		300	ppm	1,2
PCI Clock paried	т	33.33MHz output nominal	29.9910		30.0090	ns	2
PCI Clock period	T_{period}	33.33MHz output spread	29.9910		30.1598	ns	2
25MHz Long Accuracy	ppm	see Tperiod min-max values	-50		50	ns	2
25MHz Clock period	T_{period}	25MHz output nominal		40		ns	2
Output High Voltage	V_{OH}	$I_{OH} = -1 \text{ mA}$	2.4			V	1
Output Low Voltage	V_{OL}	$I_{OL} = 1 \text{ mA}$			0.55	V	1
Output High Compant	ı	V _{OH} @MIN = 1.0 V	-33			mA	1
Output High Current	I _{OH}	V _{OH} @ MAX = 3.135 V			-33	mA	1
Output Low Current	1	V _{OL} @ MIN = 1.95 V	30			mA	1
Output Low Current	I _{OL}	V_{OL} @ MAX = 0.4 V			38	mA	1
Edge Rate	$\delta V/\delta t$	Rising edge rate	1		4	V/ns	1
Edge Rate	$\delta V/\delta t$	Falling edge rate	1		4	V/ns	1
Duty Cycle	d_{t1}	$V_{T} = 1.5 \text{ V}$	45		55	%	1
PCI Skew	t _{sk1}	$V_{T} = 1.5 \text{ V}$			250	ps	1
25MHz Skew	t _{sk1}	$V_{T} = 1.5 \text{ V}$			250	ps	1
Jitter, Cycle to cycle	t _{jcyc-cyc}	$V_{T} = 1.5 \text{ V}$			250	ps	1

¹Guaranteed by design and characterization, not 100% tested in production.

Electrical Characteristics - 48MHz

 $T_A = 0 - 70^{\circ}C$; $V_{DD} = 3.3 \text{ V}$ +/-5%; $C_L = 5 \text{ pF}$ (unless otherwise specified)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	Notes
Long Accuracy	ppm	see Tperiod min-max values	-100		100	ppm	1,2
Clock period	T_{period}	48.00MHz output nominal	20.8257		20.8340	ns	2
Output High Voltage	V_{OH}	$I_{OH} = -1 \text{ mA}$	2.4			V	1
Output Low Voltage	V_{OL}	$I_{OL} = 1 \text{ mA}$			0.55	V	1
Output High Current	I.	V _{OH} @ MIN = 1.0 V	-33			mA	1
Output High Current	I _{OH}	V_{OH} @ MAX = 3.135 V			-33	mA	1
Output Low Current	_	V _{OL} @MIN = 1.95 V	30			mA	1
Output Low Current	I _{OL}	V_{OL} @ MAX = 0.4 V			38	mA	1
Edge Rate	$\delta V/\delta t$	Rising edge rate	1		2	V/ns	1
Edge Rate	$\delta V/\delta t$	Falling edge rate	1		2	V/ns	1
Duty Cycle	d _{t1}	$V_{T} = 1.5 \text{ V}$	45		55	%	1
Group Skew	t _{sk1}	$V_{T} = 1.5 \text{ V}$			250	ps	1
Jitter, Cycle to cycle	t _{jcyc-cyc}	$V_{T} = 1.5 \text{ V}$			250	ps	1

¹Guaranteed by design and characterization, not 100% tested in production.

² All Long Term Accuracy and Clock Period specifications are guaranteed assuming that REF is at 14.31818MHz

² All Long Term Accuracy and Clock Period specifications are guaranteed assuming that REF is at 14.31818MHz



Electrical Characteristics - REF-14.318MHz

 $T_A = 0 - 70^{\circ}\text{C}$; $V_{DD} = 3.3 \text{ V} + /-5\%$; $C_L = 5 \text{ pF}$ (unless otherwise specified)

1A = 0 - 70 O; V _{DD} = 0.0 V +7-578; OL = 5 pt (unless otherwise specified)										
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	Notes			
Long Accuracy	ppm	see Tperiod min-max values	-300		300	ppm	1			
Clock period	T_{period}	14.318MHz output nominal	69.8270		69.8550	ns	2			
Output High Voltage	V_{OH}	$I_{OH} = -1 \text{ mA}$	2.4			V	1			
Output Low Voltage	V_{OL}	I _{OL} = 1 mA			0.4	V	1			
Output High Current	I _{ОН}	V _{OH} @MIN = 1.0 V, V _{OH} @MAX = 3.135 V	-29		-23	mA	1			
Output Low Current	l _{OL}	V_{OL} @MIN = 1.95 V, V_{OL} @MAX = 0.4 V	29		27	mA	1			
Edge Rate	$\delta V/\delta t$	Rising edge rate	1		2	V/ns	1			
Edge Rate	$\delta V/\delta t$	Falling edge rate	1		2	V/ns	1			
Skew	t _{sk1}	$V_{T} = 1.5 \text{ V}$			500	ps	1			
Duty Cycle	d _{t1}	$V_T = 1.5 \text{ V}$	45		55	%	1			
Jitter, Cycle to cycle	t _{jcyc-cyc}	$V_{T} = 1.5 \text{ V}$			1000	ps	1			

Guaranteed by design and characterization, not 100% tested in production.

² All Long Term Accuracy and Clock Period specifications are guaranteed assuming that REF is at 14.31818MHz



General SMBus serial interface information

How to Write:

- · Controller (host) sends a start bit.
- Controller (host) sends the write address D2_(h)
- ICS clock will acknowledge
- Controller (host) sends the begining byte location = N
- ICS clock will acknowledge
- Controller (host) sends the data byte count = X
- ICS clock will acknowledge
- Controller (host) starts sending Byte N through Byte N + X -1
- ICS clock will acknowledge each byte one at a time
- · Controller (host) sends a Stop bit

Ind	ex Block W	/rit	te Operation
Cor	ntroller (Host)		ICS (Slave/Receiver)
Т	starT bit		
Slav	e Address D2 _(h)		
WR	WRite		
			ACK
Begi	nning Byte = N		
			ACK
Data	Byte Count = X		
			ACK
Begir	ning Byte N		
			ACK
	O	'te	
	\rightarrow	X Byte	\Q
	\rightarrow	×	\diamond
			\diamond
Byte N + X - 1			
			ACK
Р	stoP bit		

How to Read:

- Controller (host) will send start bit.
- Controller (host) sends the write address D2_(n)
- ICS clock will acknowledge
- Controller (host) sends the begining byte location = N
- ICS clock will acknowledge
- Controller (host) will send a separate start bit.
- Controller (host) sends the read address D3 (h)
- ICS clock will acknowledge
- ICS clock will send the data byte count = X
- ICS clock sends Byte N + X -1
- ICS clock sends Byte 0 through byte X (if X_(h) was written to byte 8).
- · Controller (host) will need to acknowledge each byte
- Controllor (host) will send a not acknowledge bit
- · Controller (host) will send a stop bit

Ind	ex Block Rea	ad	Operation			
Con	troller (Host)	IC	S (Slave/Receiver)			
Т	starT bit					
Slave	e Address D2 _(h)					
WR	WRite					
	•	ACK				
Begir	nning Byte = N					
			ACK			
RT	Repeat starT					
Slave	e Address D3 _(h)					
RD	ReaD					
			ACK			
		Data Byte Count = X				
	ACK					
			Beginning Byte N			
	ACK					
		X Byte	Q			
	Q	B.	\Q			
	Q	×	\Q			
	O					
			Byte N + X - 1			
N	Not acknowledge					
Р	stoP bit					

1276F—12/02/08



SMBus Table: Frequency Select and Spread Control Register

Chibac Table! I Toquelley Coloct and Optical Collect Hogicies										
Byt	e 0	Pin #	Name	Control Function	Type	0	1	PWD		
Bit 7			Reserved	Reserved	RW	Reserved	Reserved	0		
Bit 6		-	Reserved	Reserved	RW	Reserved	Reserved	0		
Bit 5		-	Reserved	Reserved	RW	Reserved	Reserved	0		
Bit 4		-	SS_EN	Spread Spectrum Enable	RW		Latched			
Bit 3		-	FS3	Freq Select Bit 3	RW	See CPU Frequ	ioney Soloet	0		
Bit 2		-	FS2	Freq Select Bit 2	RW	Tab	Latched			
Bit 1		-	FS1	Freq Select Bit 1	RW	Tab	Latched			
Bit 0		-	FS0	Freq Select Bit 0	RW			Latched		

SMBus Table: Output Control Register

Byt	te 1 Pin #	Name	Control Function	Туре	0	1	PWD
Bit 7	6	REF2	Output Enable	RW	Hi-Z	Enable	1
Bit 6	5	REF1	Output Enable	RW	Hi-Z	Enable	1
Bit 5	4	REF0_RUN	Output Enable	RW	Disable (Low)	Enable	1
Bit 4	17	PCICLK1	Output Enable	RW	Disable (Low)	Enable	1
Bit 3	16	PCICLK0	Output Enable	RW	Disable (Low)	Enable	1
Bit 2	-	Reserved	Reserved	RW	Reserved	Reserved	1
Bit 1	10	48MHz_1	Output Enable	RW	Disable (Low)	Enable	1
Bit 0	9	48MHz_0	Output Enable	RW	Disable (Low)	Enable	1

SMBus Table: Output Control Register

Byl	te 2	Pin #	Name	Control Function	Туре	0	1	PWD
Bit 7			Reserved	Reserved	RW	Reserved	Reserved	0
Bit 6	59/	/58	CPUK8G_L(6)		RW	Disable	Enable	1
Bit 5	57/	/56	CPUK8G_L(5)	Output Enable	RW	Disable	Enable	1
Bit 4	53/	/52	CPUK8G_L(4)	When Disabled	RW	Disable	Enable	1
Bit 3	51/	/50	CPUK8G_L(3)	CPUK8GT_L = 0	RW	Disable	Enable	1
Bit 2	47/	/46	CPUK8G_L(2)	CPUK8GC L = 0	RW	Disable	Enable	1
Bit 1	45/	/44	CPUK8G_L(1)	CFUROGC_L = U	RW	Disable	Enable	1
Bit 0	43/	/42	CPUK8G_L(0)		RW	Disable	Enable	1

SMBus Table: Output Control Register

CIVIDA	o lubic. C	atput com	uoi negisi	iGI				
Byt	te 3 Pi	n # N	Name	Control Function	Type	0	1	PWD
Bit 7	-	Re	served	Reserved	RW	Reserved	Reserved	0
Bit 6	40/39	PC	Cle_L6		RW	Disable	Enable	1
Bit 5	38/37	PC	Cle_L5	Output Enable	RW	Disable	Enable	1
Bit 4	33/34	PC	Cle_L4	When Disabled	RW	Disable	Enable	1
Bit 3	31/32	PC	Cle_L3	PCIeT_L = 0	RW	Disable	Enable	1
Bit 2	29/30	PC	Cle_L2	PCIeT_L = 0	RW	Disable	Enable	1
Bit 1	25/26	PC	Cle_L1	PCIeC_L = 0	RW	Disable	Enable	1
Bit 0	23/24	PC	Cle_L0		RW	Disable	Enable	1



SMBus Table: Drive Strength Control Register

Byt	te 4 Pin #	Name	Control Function	Type	0	1	PWD
Bit 7	6	REF2	Drive Strength Select	RW	1 Load	2 Loads	1
Bit 6	5	REF1	Drive Strength Select	RW	1 Load	2 Loads	1
Bit 5	4	REF0_RUN	Drive Strength Select	RW	1 Load	2 Loads	1
Bit 4	17	PCICLK1	Drive Strength Select	RW	1 Load	2 Loads	1
Bit 3	16	PCICLK0	Drive Strength Select	RW	1 Load	2 Loads	1
Bit 2	11	48MHz_2	Drive Strength Select	RW	1 Load	2 Loads	1
Bit 1	10	48MHz_1	Drive Strength Select	RW	1 Load	2 Loads	1
Bit 0	9	48MHz_0	Drive Strength Select	RW	1 Load	2 Loads	1

SMBus Table: Drive Strength Control Register

Byt	e 5	Pin#	Name	Control Function	Туре	0	1	PWD
Bit 7	6	62	25MHz_1	Output Enable	RW	Low	Enable	1
Bit 6	6	33	25MHz_0	Output Enable	RW	Hi-Z	Enable	1
Bit 5	6	32	25MHz_1	Drive Strength Select	RW	1 Load	2 Loads	1
Bit 4	6	33	25MHz_0	Drive Strength Select	RW	1 Load	2 Loads	1
Bit 3		-	Reserved	Reserved	RW	Reserved	Reserved	0
Bit 2			VDIFF2	VDIFF MSB	RW			1
Bit 1			VDIFF1	VDIFF Select Bit 0	RW	See VDIFF Select Table		0
Bit 0		-	VDIFF0	VDIFF LSB	RW			1

SMBus Table: Device ID Register

Byl	te 6 F	Pin #	Name	Control Function	Туре	0	1	PWD
Bit 7	-		DevID 7	Device ID MSB	R	-	ı	0
Bit 6	-		DevID 6	Device ID 6	R	ī	-	0
Bit 5	-		DevID 5	Device ID 5	R	-	-	1
Bit 4	-		DevID 4	Device ID4	R	-	-	0
Bit 3	-		DevID 3	Device ID3	R	-	-	0
Bit 2	-		DevID 2	Device ID2	R	-	-	1
Bit 1	-		DevID 1	Device ID1	R	-	-	0
Bit 0	-		DevID 0	Device ID LSB	R	-	-	1

SMBus Table: Vendor ID Register

Ciriba	bus rubic. Vendor ib riegister											
Byt	e 7 Pin	# Name	Control Function	Туре	0	1	PWD					
Bit 7	-	RID3		R	-	-	0					
Bit 6	-	RID2	Revision ID	R	-	-	0					
Bit 5	-	RID1	Hevision ID	R	-	-	0					
Bit 4	-	RID0		R	-	-	1					
Bit 3	-	VID3		R	-	-	0					
Bit 2	-	VID2	VENDOR ID	R	-	-	0					
Bit 1	-	VID1	(0001 = ICS)	R	-	-	0					
Bit 0	-	VID0		R	-	-	1					



SMBus Table: Byte Count Register

Cimbuo Tubio. Byto Count Hogictor											
Byte	e 8 Pin #	Name	Control Function	Туре	0	1	PWD				
Bit 7	-	BC7		RW			0				
Bit 6	-	BC6		RW			0				
Bit 5	-	BC5		RW	Writing to this	register will	0				
Bit 4	-	BC4	Byte Count Programming	RW	configure how	many bytes	0				
Bit 3	-	BC3	b(7:0)	RW	will be read bad	ck, default is	1				
Bit 2	-	BC2		RW	9 byt	es.	0				
Bit 1	-	BC1		RW			0				
Bit 0	-	BC0		RW			1				

SMBus Table: Reserved Register

Byt	e 9	Pin #	Name	Control Function	Туре	0	1	PWD
Bit 7		-	Reserved	Reserved	RW	Reserved	Reserved	0
Bit 6		-	Reserved	Reserved	RW	Reserved	Reserved	0
Bit 5		-	Reserved	Reserved	RW	Reserved	Reserved	0
Bit 4		-	Reserved	Reserved	RW	Reserved	Reserved	0
Bit 3		-	Reserved	Reserved	RW	Reserved	Reserved	0
Bit 2		-	Reserved	Reserved	RW	Reserved	Reserved	0
Bit 1		-	Reserved	Reserved	RW	Reserved	Reserved	0
Bit 0		-	Reserved	Reserved	RW	Reserved	Reserved	0

SMBus Table: M/N Programming Enable

Byte	e 10	Pin #	Name	Control Function	Туре	0	1	PWD
Bit 7			M/N_EN	CPU PLL M/N Programming Enable	RW	Disable	Enable	0
Bit 6		-	Reserved	Reserved	RW	-	1	0
Bit 5		-	Reserved	Reserved	RW	-	1	0
Bit 4			Reserved	Reserved	RW	-	-	0
Bit 3			Reserved	Reserved	RW	-	-	0
Bit 2			Reserved	Reserved	RW	-	-	0
Bit 1			Reserved	Reserved	RW	-	-	0
Bit 0		-	Reserved	Reserved	RW	-	1	0



Bytes 11:14 are Reserved Registers

SMBus Table: CPU Frequency Control Register

	The runting of the region of the runting of the run											
Byte	15 Pir	า #	Name	Control Function	Туре	0	1	PWD				
Bit 7	=		N Div8	N Divider Prog bit 8	RW	The desimal re	proportation	Χ				
Bit 6	-		N Div9	N Divider Prog bit 9	RW	The decimal representation of M and N Divier in Byte 11 and 12 will configure the CPU VCO frequency.		Χ				
Bit 5	-		M Div5		RW			Χ				
Bit 4	-		M Div4		RW			Х				
Bit 3	-		M Div3	M Divider Programming	RW	Default at power		Х				
Bit 2	-		M Div2	bit (5:0)	RW	in or Byte 0 Rom table. VCO		Х				
Bit 1	-		M Div1		RW	Frequency = 14.318 x [NDiv(9:0)+8] / [MDiv(5:0)+2]		Х				
Bit 0	-		M Div0		RW		[IVIDIV(3.0)+2]	Х				

SMBus Table: CPU Frequency Control Register

Byte	e 16	Pin #	Name	Control Function	Туре	0	1	PWD		
Bit 7		-	N Div7		RW	The decimal re	nros ontation	X		
Bit 6		-	N Div6		RW	The decimal representation of M and N Divier in Byte 11		•		Х
Bit 5		-	N Div5	ND: I D	RW	and 12 will configure the		Х		
Bit 4		-	N Div4	N Divider Programming Byte12 bit(7:0) and Byte11	RW	CPU VCO frequency.		Х		
Bit 3		-	N Div3	bit(7:6)	RW	Default at power up = latch-	Х			
Bit 2		-	N Div2	Sit(7.10)	RW	in or Byte 0 Ro		Х		
Bit 1	- N Div1		N Div1	1		Frequency = 14.318 x [NDiv(9:0)+8] / [MDiv(5:0)+2]		Х		
Bit 0		-	N Div0		RW		[[VIDIV(3.0)+2]	Χ		

SMBus Table: CPU Spread Spectrum Control Register

Byte		Name	Control Function	Туре	0	1	PWD
Bit 7	-	SSP7		RW			Х
Bit 6	-	SSP6		RW			Χ
Bit 5	-	SSP5		RW	These Spread S	Spectrum bits	Χ
Bit 4	-	SSP4	Spread Spectrum	RW	in Byte 13 a	ınd 14 will	Χ
Bit 3	-	SSP3	Programming bit(7:0)	RW	program th	e spread	Χ
Bit 2	-	SSP2		RW	pecentage	of CPU	Χ
Bit 1	-	SSP1		RW			Χ
Bit 0	-	SSP0		RW			Χ



SMBus Table: CPU Spread Spectrum Control Register

Byte	e 18 Pin #	Name	Control Function	Type	0	1	PWD				
Bit 7	-	Reserved	Reserved	R	-	-	0				
Bit 6	-	SSP14		RW	These Spread Spectrum bits in Byte 13 and 14 will		Χ				
Bit 5	-	SSP13		RW			Χ				
Bit 4	-	SSP12	Coread Coastrum	RW			Χ				
Bit 3	-	SSP11	Spread Spectrum	RW	•		Χ				
Bit 2	-	SSP10	Programming bit(14:8)	RW	program the spread pecentage of CPU		Χ				
Bit 1	-	SSP9		RW			Χ				
Bit 0	-	SSP8		RW			Χ				

SMBus Table: Programmable Output Divider Register

Byte	19 Pin #	Name	Control Function	Туре	0	1	PWD
Bit 7	-	CPUDiv3		RW			Х
Bit 6	-	CPUDiv2	CPU Divider Ratio	RW	See CPU Divider Ratios		Х
Bit 5	-	CPUDiv1	Programming Bits	RW	Table		Х
Bit 4	-	CPUDiv0		RW			Х
Bit 3	-	Reserved	Reserved	R	-	•	0
Bit 2	-	Reserved	Reserved	R	-	•	0
Bit 1	-	Reserved	Reserved	R	-	-	0
Bit 0	-	Reserved	Reserved	R	-	-	0

SMBus Table: Programmable Output Divider Register

				·	_			
Byte	e 20 F	Pin #	Name	Control Function	Type	0	1	PWD
Bit 7	•		33MHzDiv3		RW			Χ
Bit 6	-		33MHzDiv2	33MHz Divider Ratio	RW	33MHz Divider Ratio Table		Χ
Bit 5	-		33MHzDiv1	Programming Bits	RW			Χ
Bit 4	-		33MHzDiv0		RW			Χ
Bit 3	-		SRC_Div3		RW			Χ
Bit 2	-		SRC_Div2	SRC_ Divider Ratio	RW	CDC Dividor I	Datia Tabla	Χ
Bit 1	-		SRC_Div1	Programming Bits	RW	SRC Divider Ratio Table		Χ
Bit 0	-		SRC_Div0		RW			Χ

SMBusTable: Reserved Regsiter

Byte 21 is reserved do not write this register!



Shared Pin Operation - Input/Output Pins

The I/O pins designated by (input/output) on the ICS932S825 serve as dual signal functions to the device. During initial power-up, they act as input pins. The logic level (voltage) that is present on these pins at this time is read and stored into a 5-bit internal data latch. At the end of Power-On reset, (see AC characteristics for timing values), the device changes the mode of operations for these pins to an output function. In this mode the pins produce the specified buffered clocks to external loads.

To program (load) the internal configuration register for these pins, a resistor is connected to either the VDD (logic 1) power supply or the GND (logic 0) voltage potential. A 10 Kilohm (10K) resistor is used to provide both the solid CMOS programming voltage needed during the power-up programming period and to provide an insignificant load on the output clock during the subsequent operating period.

Figure 1 shows a means of implementing this function when a switch or 2 pin header is used. With no jumper is installed the pin will be pulled high. With the jumper in place the pin will be pulled low. If programmability is not necessary, than only a single resistor is necessary. The programming resistors should be located close to the series termination resistor to minimize the current loop area. It is more important to locate the series termination resistor close to the driver than the programming resistor.





Fig. 1

1276F—12/02/08





6.10 mm. Body, 0.50 mm. Pitch TSSOP (240 mil) (20 mil)

	(240 11111)	(20 11111)			
	In Milli	meters	In Inches		
SYMBOL	COMMON D	IMENSIONS	COMMON DIMENSIONS		
	MIN	MAX	MIN	MAX	
Α		1.20		.047	
A1	0.05	0.15	.002	.006	
A2	0.80	1.05	.032	.041	
b	0.17	0.27	.007	.011	
С	0.09	0.20	.0035	.008	
D	SEE VARIATIONS		SEE VARIATIONS		
E	8.10 BASIC		0.319 BASIC		
E1	6.00	6.20	.236	.244	
е	0.50 BASIC		0.020 BASIC		
L	0.45	0.75	.018	.030	
N	SEE VARIATIONS		SEE VARIATIONS		
α	0°	8°	0°	8°	
aaa		0.10		.004	

VARIATIONS

N	D n	nm.	D (inch)		
IN .	MIN	MAX	MIN	MAX	
64	16.90	17.10	.665	.673	

Reference Doc.: JEDEC Publication 95, MO-153

10-0039

Ordering Information

932S825yGLFT

Example:





Revision History

Rev.	Issue Date	Description	Page #
		Updated Electrical Characteristics.	
		2. Going to Preliminary.	
Α	2/28/2007	3. Updated Idd to reflect low power outputs	Various
В	9/11/2007	Updated pin description	2, 3
С	9/12/2007	Updated quantity of PCIEX outputs listed under "Output Features"	1
D	10/25/2007	 Corrected CPU/SRC/PCI PLL control bytes to B(15:18) from B(11:14) Changed pin names to indicate default drive strength. NO silicon changes. Corrected Byte 0 SS_EN and FS3 reference in FS table. Simplified the Terminations Table Release to Final 	1, 2, 3, 4, 5, 16,17
E	12/14/2007	Updated SMBus serial Interface Information	12
F	12/2/2008	Removed ICS prefix from ordering information.	19