

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









Programmable Timing Control Hub™ for P4™

Recommended Application:

Brookdale and Brookdale -G chipset with P4 processor.

Output Features:

- 3 Pairs of differential CPU clocks (differential current mode)
- 5 3V66 @ 3.3V
- 10 PCI @ 3.3V
- 2 48MHz @ 3.3V fixed
- 1 REF @ 3.3V, 14.318MHz
- 1 VCH/3V66 @ 3.3V, 48 MHz or 66.6 MHz


Features/Benefits:

- Programmable output frequency.
- Programmable output divider ratios.
- Programmable output rise/fall time.
- · Programmable output skew.
- Programmable spread percentage for EMI control.
- Watchdog timer technology to reset system if system malfunctions.
- Programmable watch dog safe frequency.
- Support I²C Index read/write and block read/write operations.
- Uses external 14.318MHz crystal.


Key Specifications:

- CPU Output Jitter <150ps
- 3V66 Output Jitter <250ps
- CPU Output Skew <100ps

Block Diagram



Pin Configuration



56-Pin 300-mil SSOP & 240-mil TSSOP

- 1. These outputs have 2X drive strength.
- * Internal Pull-up resistor of 120K to VDD
- ** these inputs have 120K internal pull-down to GND

Frequency Table

| FS4 | FS3 | FS2 | FS1 | FS0 | CPUCLK MHz | 3V66 MHz | PCICLK MHz |
|-----|-----|-----|-----|-----|---------------|-------------|---------------|
| 0 | 0 | 0 | 0 | 0 | 66.66* | 66.66 | 33.33 |
| 0 | 0 | 0 | 0 | 1 | 100.00 | 66.66 | 33.33 |
| 0 | 0 | 0 | 1 | 0 | 200.00 | 66.66 | 33.33 |
| 0 | 0 | 0 | 1 | 1 | 133.33 | 66.66 | 33.33 |
| 0 | 0 | 1 | 0 | 0 | 100.90 | 67.27 | 33.63 |
| 0 | 0 | 1 | 0 | 1 | 105.00 | 70.00 | 35.00 |
| 0 | 0 | 1 | 1 | 0 | 109.00 | 72.67 | 36.33 |
| 0 | 0 | 1 | 1 | 1 | 114.00 | 76.00 | 38.00 |
| 0 | 1 | 0 | 0 | 0 | 117.00 | 78.00 | 39.00 |
| 0 | 1 | 0 | 0 | 1 | 127.00 | 72.86 | 36.43 |
| 0 | 1 | 0 | 1 | 0 | 130.00 | 74.29 | 37.14 |
| 0 | 1 | 0 | 1 | 1 | 132.50 | 75.71 | 37.89 |
| 0 | 1 | 1 | 0 | 0 | 205.00 | 70.00 | 35.00 |
| 0 | 1 | 1 | 0 | 1 | 170.00 | 56.67 | 28.33 |
| 0 | 1 | 1 | 1 | 0 | 180.00 | 60.00 | 30.00 |
| 0 | 1 | 1 | 1 | 1 | 190.00 | 63.33 | 31.67 |

For additional frequency selections please refer to Byte 0. * For 950211BF version, this frequency is 166.66MHz.

Power Groups

VDDA = Analog Core PLL VDDREF = REF, Xtal AVDD48 = 48MHz



General Description

The ICS950211 is a single chip clock solution for desktop designs using the Intel Brookdale chipset with PC133 or DDR memory. It provides all necessary clock signals for such a system.

The ICS950211 is part of a whole new line of ICS clock generators and buffers called TCH™ (Timing Control Hub). This part incorporates ICS's newest clock technology which offers more robust features and functionality. Employing the use of a serially programmable I²C interface, this device can adjust the output clocks by configuring the frequency setting, the output divider ratios, selecting the ideal spread percentage, the output skew, the output strength, and enabling/disabling each individual output clock. M/N control can configure output frequency with resolution up to 0.1MHz increment.

Pin Description

| PIN NUMBER | PIN NAME | TYPE | DESCRIPTION |
|-------------------------------------|----------------|------|---|
| 1, 8, 14, 19, 32, 46, 50 | VDD | PWR | 3.3V power supply. |
| 2 | X1 | IN | Crystal input, has internal load cap (33pF) and feedback resistor from X2. |
| 3 | X2 | OUT | Crystal output, nominally 14.318MHz. Has internal load cap (33pF). |
| 4, 9, 15, 20, 27, 31, 36, 41, 47 | GND | PWR | Ground pins for 3.3V supply. |
| 24, 23, 22, 21, 33 | 3V66 (5:2, 0) | OUT | 3.3V Fixed 66MHz clock outputs for HUB. |
| 7,6,5 | PCICLK_F(2:0) | OUT | 3.3V PCI clock output |
| 40 | WDEN | IN | Hardware enable of watch dog circuit. Enabled when latched high. |
| 10 | PCICLK0 | OUT | 3.3V PCI clock output. |
| 18, 17, 16, 13, 12, 11 | PCICLK (6:1) | OUT | 3.3V PCI clock outputs. |
| 25 | PD# | IN | Asynchronous active low input pin used to power down the device into a low power state. The internal clocks are disabled and the VCO and the crystal are stopped. The latency of the power down will not be greater than 3ms. |
| 26 | VDDA | PWR | Analog power 3.3V. |
| 28 | Vtt_PWRGD# | IN | This 3.3V LVTTL input is a level sensitive strobe used to determine when FS (4:0) inputs are valid and are ready to be sampled (active low). |
| 30 | SCLK | IN | Clock pin for I ² C circuitry 5V tolerant. |
| 29 | SDATA | I/O | Data pin for I ² C circuitry 5V tolerant. |
| 34 | PCI_STOP# | IN | Halts PCICLK clocks at logic 0 level, when input low except PCICLK_F which are free running. |
| 35 | 3V66_1/VCH_CLK | OUT | 3.3V output selectable through I ² C to be 66MHz from internal VCO or 48MHz (non-SSC). |
| | FS4 | IN | Logic input frequency select bit. Input latched at power on. |
| 37 | AVDD48 | PWR | Analog power 3.3V. |
| 38 | 48MHz_DOT | OUT | 3.3V Fixed 48MHz clock output for DOT. |
| 39 | FS3 | IN | Logic input frequency select bit. Input latched at power on. |
| | 48MHz_USB | OUT | 3.3V Fixed 48MHz clock output for USB. |
| 42 | I REF | OUT | This pin establishes the reference current for the CPUCLK pairs. This pin requires a fixed precision resistor tied to ground in order to establish the appropriate current. |
| 43 | MULTSEL0 | IN | 3.3V LVTTL input for selecting the current multiplier for CPU outputs |
| 44, 48, 51 | CPUCLKC (2:0) | OUT | "Complementory" clocks of differential pair CPU outputs. These are current outputs and external resistors are required for voltage bias. |
| 45, 49, 52 | CPUCLKT (2:0) | OUT | "True" clocks of differential pair CPU outputs. These are current outputs and external resistors are required for voltage bias. |
| 40, 55, 54 | FS (2:0) | IN | Logic input frequency select bit. Input latched at power on. |
| 53 | CPU_STOP# | IN | Halts CPUCLK clocks at logic 0 level, when input low except CPUCLK_F which are free running. |
| 56 | REF | OUT | 3.3V, 14.318MHz reference clock output. |



Maximum Allowed Current

| Condition | Max 3.3V supply consumption Max discrete cap loads, Vdd = 3.465V All static inputs = Vdd or GND |
|---------------------------------|---|
| Powerdown Mode (PWRDWN# = 0) | 40mA |
| Full Active | 360mA |

Host Swing Select Functions

| MULTISEL0 | Board Target Trace/Term Z | Reference R, Iref = V _{DD} /(3*Rr) | Output Current | Voh @ Z |
|-----------|------------------------------|---|-------------------|-----------|
| 0 | 50 ohms | Rr = 221 1%, Iref = 5.00mA | loh = 4* I REF | 1.0V @ 50 |
| 1 | 50 ohms | Rr = 475 1%, Iref = 2.32mA | Ioh = 6* I REF | 0.7V @ 50 |

General I²C serial interface information

How to Write:

- Controller (host) sends a start bit.
- Controller (host) sends the write address D2 (H)
- ICS clock will acknowledge
- Controller (host) sends the begining byte location = N
- ICS clock will acknowledge
- Controller (host) sends the data byte count = X
- ICS clock will acknowledge
- Controller (host) starts sending Byte N through Byte N + X -1 (see Note 2)
- ICS clock will acknowledge each byte one at a time
- Controller (host) sends a Stop bit

| Index Block Write Operation | | | | | | |
|-----------------------------|-----------------------------|----------------------|-----|--|--|--|
| Coi | ntroller (Host) | ICS (Slave/Receiver) | | | | |
| T | starT bit | | | | | |
| Slav | e Address D2 _(H) | | | | | |
| WR | WRite | | | | | |
| | | | ACK | | | |
| Beg | inning Byte = N | | | | | |
| | | | ACK | | | |
| Data | Byte Count = X | | | | | |
| | | | ACK | | | |
| Begir | nning Byte N | | | | | |
| | | | ACK | | | |
| | 0 | te | | | | |
| | 0 | X Byte | 0 | | | |
| | 0 | × | 0 | | | |
| | | 0 | | | | |
| Byte | e N + X - 1 | | | | | |
| | | ACK | | | | |
| Р | stoP bit | | | | | |

How to Read:

- Controller (host) will send start bit.
- Controller (host) sends the write address D2 (H)
- ICS clock will acknowledge
- Controller (host) sends the begining byte location = N
- ICS clock will acknowledge
- Controller (host) will send a separate start bit.
- Controller (host) sends the read address D3_(H)
- ICS clock will acknowledge
- ICS clock will send the data byte count = X
- ICS clock sends Byte N + X -1
- ICS clock sends Byte 0 through byte X (if X_(H) was written to byte 8).
- · Controller (host) will need to acknowledge each byte
- Controllor (host) will send a not acknowledge bit
- Controller (host) will send a stop bit

| Index Block Read Operation | | | | | | |
|----------------------------|-----------------------------|---------------------|----------------------|--|--|--|
| Cor | ntroller (Host) | IC | ICS (Slave/Receiver) | | | |
| Т | starT bit | | | | | |
| Slave | e Address D2 _(H) | | | | | |
| WR | WRite | | | | | |
| | | | ACK | | | |
| Begi | nning Byte = N | | | | | |
| | | | ACK | | | |
| RT | Repeat starT | | | | | |
| Slave | e Address D3 _(H) | | | | | |
| RD | ReaD | | | | | |
| | - | ACK | | | | |
| | | | | | | |
| | | Data Byte Count = X | | | | |
| | ACK | | | | | |
| | | | Beginning Byte N | | | |
| | ACK | | | | | |
| | | ţe | 0 | | | |
| | 0 | X Byte | 0 | | | |
| | 0 | $ \times $ | 0 | | | |
| | . 0 | | | | | |
| | | | Byte N + X - 1 | | | |
| N | Not acknowledge | | | | | |
| Р | stoP bit | | | | | |

^{*}See notes on the following page.



Byte 0: Functionality and frequency select register (Default=0)

| Bit | | | | | | De | escriptio | n | | PWD |
|---------|---|-----------------|-------------|-------------|-------------|------------------------------|-------------|---------------|------------------------|--------|
| | Bit2 FS4 | Bit7 | Bit6 FS2 | Bit5 FS1 | Bit4 FS0 | CPUCLK MHz | 3V66 MHz | PCICLK MHz | Spread % | |
| | 0 | 0 | 0 | 0 | 0 | 66.66 ² | 66.66 | 33.33 | 0 to -0.5% down spread | |
| | 0 | 0 | 0 | 0 | 1 | 100.00 | 66.66 | 33.33 | 0 to -0.5% down spread | |
| | 0 | 0 | 0 | 1 | 0 | 200.00 | 66.66 | 33.33 | 0 to -0.5% down spread | |
| | 0 | 0 | 0 | 1 | 1 | 133.33 | 66.66 | 33.33 | 0 to -0.5% down spread | |
| | 0 | 0 | 1 | 0 | 0 | 100.90 | 67.27 | 33.63 | +/-0.35% center spread | |
| | 0 | 0 | 1 | 0 | 1 | 105.00 | 70.00 | 35.00 | +/-0.35% center spread | |
| | 0 | 0 | 1 | 1 | 0 | 109.00 | 72.67 | 36.33 | +/-0.35% center spread | |
| | 0 | 0 | 1 | 1 | 1 | 114.00 | 76.00 | 38.00 | +/-0.35% center spread | |
| | 0 | 1 | 0 | 0 | 0 | 117.00 | 78.00 | 39.00 | +/-0.35% center spread | |
| | 0 | 1 | 0 | 0 | 1 | 127.00 | 72.86 | 36.43 | +/-0.35% center spread | |
| | 0 | 1 | 0 | 1 | 0 | 130.00 | 74.29 | 37.14 | +/-0.35% center spread | |
| | 0 | 1 | 0 | 1 | 1 | 132.50 | 75.71 | 37.89 | +/-0.35% center spread | |
| | 0 | 1 | 1 | 0 | 0 | 205.00 | 70.00 | 35.00 | +/-0.35% center spread | |
| | 0 | 1 | 1 | 0 | 1 | 170.00 | 56.67 | 28.33 | +/-0.35% center spread | |
| Bit | 0 | 1 | 1 | 1 | 0 | 180.00 | 60.00 | 30.00 | +/-0.35% center spread | Note 1 |
| (2,7:4) | 0 | 1 | 1 | 1 | 1 | 190.00 | 63.33 | 31.67 | +/-0.35% center spread | |
| | 1 | 0 | 0 | 0 | 0 | 133.90 | 66.95 | 33.48 | +/-0.35% center spread | |
| | 1 | 0 | 0 | 0 | 1 | 133.33 | 66.67 | 33.33 | +/-0.35% center spread | |
| | 1 | 0 | 0 | 1 | 0 | 120.00 | 60.00 | 30.00 | +/-0.35% center spread | |
| | 1 | 0 | 0 | 1 | 1 | 125.00 | 62.50 | 31.25 | +/-0.35% center spread | |
| | 1 | 0 | 1 | 0 | 0 | 134.90 | 67.45 | 33.73 | +/-0.35% center spread | |
| | 1 | 0 | 1 | 0 | 1 | 137.00 | 68.50 | 34.25 | +/-0.35% center spread | |
| | 1 | 0 | 1 | 1 | 0 | 139.00 | 69.50 | 34.75 | +/-0.35% center spread | |
| | 1 | 0 | 1 | 1 | 1 | 141.00 | 70.50 | 35.25 | +/-0.35% center spread | |
| | 1 | 1 | 0 | 0 | 0 | 143.00 | 71.50 | 35.75 | +/-0.35% center spread | |
| | 1 | 1 | 0 | 0 | 1 | 145.00 | 72.50 | 36.25 | +/-0.35% center spread | |
| | 1 | 1 | 0 | 1 | 0 | 150.00 | 75.00 | 37.50 | +/-0.35% center spread | |
| | 1 | 1 | 0 | 1 | 1 | 155.00 | 77.50 | 38.75 | +/-0.35% center spread | |
| | 1 | 1 | 1 | 0 | 0 | 160.00 | 80.00 | 40.00 | +/-0.35% center spread | |
| | 1 | 1 | 1 | 0 | 1 | 150.00 | 64.29 | 32.14 | +/-0.35% center spread | |
| | 1 | 1 | 1 | 1 | 0 | 160.00 | 68.57 | 34.29 | +/-0.35% center spread | |
| | 1 | 1 | 1 | 1 | 1 | 170.00 | 72.86 | 36.43 | +/-0.35% center spread | |
| Bit 3 | 0 - Frequency is selected by hardware select, latched inputs 1 - Frequency is selected by Bit 2,7:4 | | | | | | | 0 | | |
| Bit 1 | 1 - 5 | Norma Spread | spec | | | | | | | 1 |
| Bit 0 | | | | | | cy will be s cy will be p | | | uts 10 bit (4:0) | 0 |

Notes:

^{1.} Default at power-up will be for latched logic inputs to define frequency, as displayed by Bit 3. 2. For 950211BF version, this frequency is 166.66MHz.



Byte 1: Output Control Register (1 = enable, 0 = disable)

| Bit | Pin# | PWD | Description |
|------|--------|-----|---------------|
| Bit7 | 44, 45 | 1 | CPUT/C2 |
| Bit6 | 48, 49 | 1 | CPUT/C1 |
| Bit5 | 51, 52 | 1 | CPUT/C0 |
| Bit4 | - | X | FS4 Read back |
| Bit3 | - | X | FS3 Read back |
| Bit2 | - | X | FS2 Read back |
| Bit1 | - | Χ | FS1 Read back |
| Bit0 | 1 | Χ | FS0 Read back |

Byte 2: Output Control Register (1 = enable, 0 = disable)

| Bit | Pin# | PWD | Description |
|------|------|-----|---------------------|
| Bit7 | - | Х | MULTSEL (Read back) |
| Bit6 | 18 | 1 | PCICLK_6 |
| Bit5 | 17 | 1 | PCICLK_5 |
| Bit4 | 16 | 1 | PCICLK_4 |
| Bit3 | 13 | 1 | PCICLK_3 |
| Bit2 | 12 | 1 | PCICLK_2 |
| Bit1 | 11 | 1 | PCICLK_1 |
| Bit0 | 10 | 1 | PCICLK_0 |

Byte 3: Output Control Register (1 = enable, 0 = disable)

| Bit | Pin# | PWD | Description |
|------|------|-----|---|
| Bit7 | 38 | 1 | 48MHZ_DOT |
| Bit6 | 39 | 1 | 48MHz_USB |
| Bit5 | - | 1 | Reset gear shift detect 1 = Enable, 0 = Disable |
| Bit4 | - | 0 | Async freq. control bit 0 (See Async Freq. Control Table) |
| Bit3 | 35 | 0 | 3V66_1/VCH_CLK, (default) = 66.66MHz, 1=48MHz |
| Bit2 | 7 | 1 | PCICLK_F2 |
| Bit1 | 6 | 1 | PCICLK_F1 |
| Bit0 | 5 | 1 | PCICLK_F0 |

Byte 4: Output Control Register (1 = enable, 0 = disable)

| Bit | Pin# | PWD | Description |
|-------|------|-----|---|
| Bit 7 | - | 1 | Async. freq. control bit 1 (See Async. Freq. Control Table) |
| Bit 6 | - | Х | Reserved |
| Bit 5 | 33 | 1 | 3V66_0 |
| Bit 4 | 35 | 1 | 3V66_1/VCH_CLK |
| Bit 3 | 24 | 1 | 3V66_5 |
| Bit 2 | 23 | 1 | 3V66_4 |
| Bit 1 | 22 | 1 | 3V66_3 |
| Bit 0 | 21 | 1 | 3V66_2 |

Notes:

- 1. PWD = Power on Default
- 2. For disabled clocks, they stop low for single ended clocks. Differential CPU clocks stop with CPUCLKT at high, CPUCLKC off, and external resistor termination will bring CPUCLKC low.



Asynchronous Frequency Control Table

| Byte 4 | Byte 3 | 3V66 [0:3] | PCI_F [1:2] | Note | | |
|--------|--------|----------------|---------------|------------------|------------|------------------|
| Bit 7 | Bit 4 | 3 000 [0.3] | PCICK [0:6] | Note | | |
| 0 | 0 | 66.01 MHz | 33.005 MHz | From Fix PLL (no | | |
| U | U | 00.01 IVITZ | 33.003 IVITZ | spread) | | |
| 0 | 1 | 75.44 MHz | 37.72 MHz | From Fix PLL (no | | |
| U | ' | 7 3.44 IVII IZ | 37.72 IVII 12 | spread) | | |
| 1 | 0 | 66.66 MHz | 33.33 MHz | From main PLL | | |
| ' | U | 00.00 IVII IZ | 33.33 IVII IZ | (Default) | | |
| 1 | 1 | 1 | 1 | 88.01 MHz | 44.005 MHz | From Fix PLL (no |
| ' | | 00.01 101112 | 44.003 WII IZ | spread) | | |

Byte 5: Programming Edge Rate (1 = enable, 0 = disable)

| Bit | Pin# | PWD | Description |
|-------|------|-----|--|
| Bit 7 | Χ | 1 | CPUCLK T/C0 Free Running Control, 0=Free Running; 1=Stoppable* |
| Bit 6 | Χ | 1 | CPUCLK T/C1 Free Running Control, 0=Free Running; 1=Stoppable* |
| Bit 5 | Χ | 1 | CPUCLK T/C2 Free Running Control, 0=Free Running; 1=Stoppable* |
| Bit 4 | Χ | 1 | (Reserved) |
| Bit 3 | Χ | 1 | (Reserved) |
| Bit 2 | Χ | 1 | (Reserved) |
| Bit 1 | Χ | 1 | (Reserved) |
| Bit 0 | Χ | 1 | (Reserved) |

^{*} This functionality is only available in BF version.

Byte 6: Vendor ID Register (1 = enable, 0 = disable)

| Bit | Name | PWD | Description |
|-------|------------------|-----|--|
| Bit 7 | Revision ID Bit3 | Χ | |
| Bit 6 | Revision ID Bit2 | Χ | Revision ID values will be based on individual device's revision |
| Bit 5 | Revision ID Bit1 | Χ | hevision id values will be based on individual device's revision |
| Bit 4 | Revision ID Bit0 | Х | |
| Bit 3 | Vendor ID Bit3 | 0 | (Reserved) |
| Bit 2 | Vendor ID Bit2 | 0 | (Reserved) |
| Bit 1 | Vendor ID Bit1 | 0 | (Reserved) |
| Bit 0 | Vendor ID Bit0 | 1 | (Reserved) |

Byte 7: Revision ID and Device ID Register

| Bit | Name | PWD | Description |
|-------|------------|-----|---|
| Bit 7 | Device ID7 | 0 | |
| Bit 6 | Device ID6 | 0 | |
| Bit 5 | Device ID5 | 0 | |
| Bit 4 | Device ID4 | 0 | Device ID values will be based on individual device "01H" in this case. |
| Bit 3 | Device ID3 | 0 | OTH ITTIIS case. |
| Bit 2 | Device ID2 | 0 | |
| Bit 1 | Device ID1 | 0 | |
| Bit 0 | Device ID0 | 1 | |



Byte 8: Byte Count Read Back Register

| Bit | Name | PWD | Description |
|-------|-------|---|---|
| Bit 7 | Byte7 | 0 | |
| Bit 6 | Byte6 | 0 | |
| Bit 5 | Byte5 | 0 | NI-t NACCCO A Alexander |
| Bit 4 | Byte4 | 0 | Note: Writing to this register will configure byte count and how |
| Bit 3 | Byte3 | many bytes will be read back, default is $0F_H = 15$ bytes. | |
| Bit 2 | Byte2 | 1 | |
| Bit 1 | Byte1 | 1 | |
| Bit 0 | Byte0 | 1 | |

Byte 9: Watchdog Timer Count Register

| Bit | Name | PWD | Description |
|-------|------|-----|---|
| Bit 7 | WD7 | 0 | |
| Bit 6 | WD6 | 0 | |
| Bit 5 | WD5 | 0 | The decimal representation of these 8 bits correspond to X • |
| Bit 4 | WD4 | 0 | 290ms the watchdog timer will wait before it goes to alarm mode |
| Bit 3 | WD3 | 1 | and reset the frequency to the safe setting. Default at power up is |
| Bit 2 | WD2 | 0 | 8 • 290ms = 2.3 seconds. |
| Bit 1 | WD1 | 0 | |
| Bit 0 | WD0 | 0 | |

Byte 10: Programming Enable bit 8 Watchdog Control Register

| Bit | Name | PWD | Description |
|-------|-------------------|-----|--|
| Bit 7 | Program Enable | 0 | Programming Enable bit 0 = no programming. Frequencies are selected by HW latches or Byte0 1 = enable all I ² C programing. |
| Bit 6 | WD Enable | 0 | Watchdog Enable bit. This bit will over write WDEN latched value. 0 = disable, 1 = Enable. |
| Bit 5 | WD Alarm | 0 | Watchdog Alarm Status 0 = normal 1= alarm status |
| Bit 4 | SF4 | 0 | |
| Bit 3 | SF3 | 0 | Matahdag aafa fraguanay hita Mriting to those hita will configure the aafa |
| Bit 2 | SF2 | 0 | Watchdog safe frequency bits. Writing to these bits will configure the safe |
| Bit 1 | SF1 | 0 | frequency corrsponding to Byte 0 Bit 2, 7:4 table |
| Bit 0 | SF0 | 0 | |

Byte 11: VCO Frequency M Divider (Reference divider) Control Register

| Bit | Name | PWD | Description |
|-------|--------|-----|--|
| Bit 7 | Ndiv 8 | Χ | N divider bit 8 |
| Bit 6 | Mdiv 6 | Χ | |
| Bit 5 | Mdiv 5 | Χ | |
| Bit 4 | Mdiv 4 | Χ | The decimal respresentation of Mdiv (6:0) corresposd to the |
| Bit 3 | Mdiv 3 | Χ | reference divider value. Default at power up is equal to the |
| Bit 2 | Mdiv 2 | Χ | latched inputs selection. |
| Bit 1 | Mdiv 1 | Χ | |
| Bit 0 | Mdiv 0 | Χ | |



Byte 12: VCO Frequency N Divider (VCO divider) Control Register

| Bit | Name | PWD | Description |
|-------|--------|-----|---|
| Bit 7 | Ndiv 7 | Χ | |
| Bit 6 | Ndiv 6 | Χ | |
| Bit 5 | Ndiv 5 | Χ | The decimal representation of Ndiv (8:0) correspond to the |
| Bit 4 | Ndiv 4 | Χ | VCO divider value. Default at power up is equal to the |
| Bit 3 | Ndiv 3 | Χ | latched inputs selecton. Notice Ndiv 8 is located in Byte 1 |
| Bit 2 | Ndiv 2 | Χ | |
| Bit 1 | Ndiv 1 | Χ | |
| Bit 0 | Ndiv 0 | Х | |

Byte 13: Spread Spectrum Control Register

| Bit | Name | PWD | Description |
|-------|------|-----|--|
| Bit 7 | SS 7 | Χ | |
| Bit 6 | SS 6 | Х | |
| Bit 5 | SS 5 | Х | The Spread Spectrum (12:0) bit will program the spread |
| Bit 4 | SS 4 | Х | precentage. Spread precent needs to be calculated based on the |
| Bit 3 | SS 3 | Х | VCO frequency, spreading profile, spreading amount and spread |
| Bit 2 | SS 2 | X | frequency. Default power on is latched FS divider. |
| Bit 1 | SS 1 | Χ | |
| Bit 0 | SS 0 | Χ | |

Byte 14: Spread Spectrum Control Register

| Bit | Name | PWD | Description |
|-------|----------|-----|------------------------|
| Bit 7 | Reserved | Χ | Reserved |
| Bit 6 | Reserved | Χ | Reserved |
| Bit 5 | Reserved | Χ | Reserved |
| Bit 4 | SS 12 | Χ | Spread Spectrum Bit 12 |
| Bit 3 | SS 11 | Χ | Spread Spectrum Bit 11 |
| Bit 2 | SS 10 | Χ | Spread Spectrum Bit 10 |
| Bit 1 | SS 9 | Χ | Spread Spectrum Bit 9 |
| Bit 0 | SS 8 | Χ | Spread Spectrum Bit 8 |

Byte 15: Output Divider Control Register

| Bit | Name | PWD | Description |
|-------|-----------|-----|--|
| Bit 7 | CPU Div 3 | Х | |
| Bit 6 | CPU Div 2 | Х | CPU2 clock divider ratio can be configured via these 4 bits individually. For divider selection table refer to |
| Bit 5 | CPU Div 1 | Х | Table 1. Default at power up is latched FS divider. |
| Bit 4 | CPU Div 0 | Х | Table 1. Belault at power up is lateried 1 6 divider. |
| Bit 3 | CPU Div 3 | Х | OBLIGA OF STATE OF ST |
| Bit 2 | CPU Div 2 | X | CPU [1:0] clock divider ratio can be configured via |
| Bit 1 | CPU Div 1 | X | these 4 bits individually. For divider selection table refer to Table 1. Default at power up is latched FS divider. |
| Bit 0 | CPU Div 0 | X | to table 1. Deladit at power up is lateried 1 o divider. |



Byte 16: Output Divider Control Register

| Bit | Name | PWD | Description |
|-------|------------|-----|--|
| Bit 7 | PCI Div 3 | Χ | 0)/00 [0 0] - |
| Bit 6 | PCI Div 2 | Х | 3V66 [3:2] clock divider ratio can be configured via |
| Bit 5 | PCI Div 1 | Χ | these 4 bits individually. For divider selection table refer to Table 1. Default at power up is latched FS divider. |
| Bit 4 | PCI Div 0 | Χ | to Table 1. Detault at power up is lateried 1.0 divider. |
| Bit 3 | 3V66 Div 3 | Χ | 0)/00 [4 0] alash di ilasa ati'a asalasa asa'i a asal i'a |
| Bit 2 | 3V66 Div 2 | Χ | 3V66 [1:0] clock divider ratio can be configured via these 4 bits individually. For divider selection table refer |
| Bit 1 | 3V66 Div 1 | X | to Table 1. Default at power up is latched FS divider. |
| Bit 0 | 3V66 Div 0 | X | to table 1. Detault at power up is lateried 1.5 divider. |

Byte 17: Output Divider Control Register

| Bit | Name | PWD | Description |
|------------------|----------|-----|---|
| Bit 7 | 3V66_INV | Х | 3V66 [3:2] Phase Inversion bit |
| Bit 6 | 3V66_INV | Х | 3V66 Phase Inversion bit |
| Bit 5 | CPU_INV | Х | CPUCLK2 Phase Inversion bit |
| Bit 4 | CPU_INV | Х | CPUCLK [1:0] Phase Inversion bit |
| Bit 3 | Reserved | Х | 0)/00 [4 0] also dell' delle dell' anno delle dell' delle dell' |
| Bit 2 | Reserved | Х | 3V66 [1:0] clock divider ratio can be configured via these 4 bits individually. For divider selection table refer to Table 1. |
| Bit 1 Reserved X | | Х | Default at power up is latched FS divider. |
| Bit 0 | Reserved | Х | Detault at power up is laterieu F3 divider. |

Table 1

| Div (3:2) | 00 | 01 | 10 | 11 |
|-----------|----|-----|-----|-----|
| Div (1:0) | 00 | 01 | 10 | 11 |
| 00 | /2 | /4 | /8 | /16 |
| 01 | /3 | /6 | /12 | /24 |
| 10 | /5 | /10 | /20 | /40 |
| 11 | /7 | /14 | /28 | /56 |

Table 2

| Div (3:2) | 00 | 01 | 10 | 11 |
|-----------|----|-----|-----|-----|
| Div (1:0) | 00 | UI | 10 | '' |
| 00 | /4 | /8 | /16 | /32 |
| 01 | /3 | /6 | /12 | /24 |
| 10 | /5 | /10 | /20 | /40 |
| 11 | /7 | /14 | /28 | /56 |

Byte 18: Group Skew Control Register

| Bit | Name | PWD | Description |
|-------|------------|-----|---|
| Bit 7 | CPU_Skew 1 | 0 | These 2 bits delay the CPUCLKC/T2 with respect to CPUCLKC/T (1:0) |
| Bit 6 | CPU_Skew 0 | 1 | 00 = 0ps 01 = 250ps 10 = 500ps 11 = 750ps |
| Bit 5 | Reserved | 0 | Reserved |
| Bit 4 | Reserved | 0 | Reserved |
| Bit 3 | CPU_Skew 1 | 0 | These 2 bits delay the CPUCLKC/T (1:0) clock with respect to CPUCLKC/T2 |
| Bit 2 | CPU_Skew 0 | 1 | 00 = 0ps 01 = 250ps 10 = 500ps 11 = 750ps |
| Bit 1 | Reserved | 0 | Reserved |
| Bit 0 | Reserved | 0 | Reserved |

Byte 19: Group Skew Control Register

| | | | _ | | | | | | |
|-------|----------------------|-----|----------------------|----------|---|---|---|-------|----------|
| Bit | Name | PWD | Programming Sequence | | | | | | |
| Bit 7 | | 1 | | 0 | 0 | 0 | 0 | 0ps | Reserved |
| Bit 6 | These 4bits control | 1 | | 0 | 1 | 0 | 0 | 150ps | Reserved |
| Bit 5 | CPU-3V66(3:1) | 1 | | 1 | 0 | 0 | 0 | 300ps | Reserved |
| Bit 4 | | 1 | | 1 | 1 | 0 | 0 | 450ps | Reserved |
| Bit 3 | | 1 | | 1 | 1 | 0 | 1 | 600ps | Reserved |
| Bit 2 | These 4 bits control | 1 | | 1 | 1 | 1 | 0 | 750ps | Reserved |
| Bit 1 | CPU-3V66_0 | 1 | | 1 | 1 | 1 | 1 | 900ps | Reserved |
| Bit 0 | | 1 | 1 | Reserved | | | | | Reserved |



Bit 0

Byte 20: Group Skew Control Register

| Bit | Name | PWD | Programming Sequence | | | | | | |
|-------|----------------------|-----|----------------------|---|---|---|---|-------|----------|
| Bit 7 | | 1 | | 0 | 0 | 0 | 0 | 0ps | Reserved |
| Bit 6 | These 4bits control | 1 | | 0 | 1 | 0 | 0 | 150ps | Reserved |
| Bit 5 | CPU-PCI(6:0) | 1 | | 1 | 0 | 0 | 0 | 300ps | Reserved |
| Bit 4 | | 1 | | 1 | 1 | 0 | 0 | 450ps | Reserved |
| Bit 3 | | 1 | | 1 | 1 | 0 | 1 | 600ps | Reserved |
| Bit 2 | These 4 bits control | 1 | | 1 | 1 | 1 | 0 | 750ps | Reserved |
| Bit 1 | CPU-PCIF(1:0) | | | 1 | 1 | 1 | 1 | 900ps | Reserved |

Reserved

Reserved

Byte 21: Slew Rate Control Register

| Bit | Name | PWD | Description |
|-------|-------------------|-----|--|
| Bit 7 | PCIF Slew 1 | 1 | PCIF2(1:0) clock slew rate control bits. 01 = strong: 11 = normal; 10 = weak |
| Bit 6 | PCIF Slew 0 | 0 | PCIF1(1:0) clock slew rate control bits. 01 = strong: 11 = normal; 10 = weak |
| Bit 5 | PCIF Slew 1 | 1 | PCIF(1:0) clock slew rate control bits. |
| Bit 4 | PCIF Slew 0 | 0 | 01 = strong: 11 = normal; 10 = weak |
| Bit 3 | 3V66 (3:2)_Slew 1 | 1 | 3V66 (3:2) clock slew rate control bits. |
| Bit 2 | 3V66 (3:2)_Slew 1 | 0 | 01 = strong: 11 = normal; 10 = weak |
| Bit 1 | 3V66 (1:0)_Slew 1 | 1 | 3V66 (1:0) clock slew rate control bits. |
| Bit 0 | 3V66 (1:0)_Slew 0 | 0 | 01 = strong: 11 = normal; 10 = weak |

Byte 22: Slew Rate Control Register

| Bit | Name | PWD | Description |
|-------|------------------|-----|---|
| Bit 7 | REF Slew 1 | 1 | REF clock slew rate control bits. |
| Bit 6 | REF Slew 0 | 0 | 01 = strong: 11 = normal; 10 = weak |
| Bit 5 | PCI (6:4) Slew 1 | 1 | PCI (6:4) clock slew rate control bits. |
| Bit 4 | PCI (6:4) Slew 0 | 0 | 01 = strong: 11 = normal; 10 = weak |
| Bit 3 | PCI (3:1) Slew 1 | 1 | PCI (3:1) clock slew rate control bits. |
| Bit 2 | PCI (3:1) Slew 0 | 0 | 01 = strong: 11 = normal; 10 = weak |
| Bit 1 | PCI0 Slew 1 | 1 | PCI0 clock slew rate control bits. |
| Bit 0 | PCI0 Slew 0 | 0 | 01 = strong: 11 = normal; 10 = weak |

Byte 23: Slew Rate Control Register

| Bit | Name | PWD | Description |
|-------|--------------|-----|--------------------------------------|
| Bit 7 | Reserved | Χ | Paganad |
| Bit 6 | Reserved | Х | Reserved |
| Bit 5 | VCH Slew 1 | 1 | VCH clock slew rate control bits. |
| Bit 4 | VCH Slew 0 | 0 | 01 = strong: 11 = normal; 10 = weakk |
| Bit 3 | 48USB Slew 1 | 1 | 48USB clock slew rate control bits. |
| Bit 2 | 48USB Slew 0 | 0 | 01 = strong: 11 = normal; 10 = weakk |
| Bit 1 | 48DOT Slew 1 | 1 | 48DOT clock slew rate control bits. |
| Bit 0 | 48DOT Slew 0 | 0 | 01 = strong: 11 = normal; 10 = weak |



Absolute Maximum Ratings

Supply Voltage..... 5.5 V

Logic Inputs GND -0.5 V to V_{DD} +0.5 V

Ambient Operating Temperature 0°C to +70°C

Storage Temperature -65°C to +150°C

Stresses above those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only and functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Electrical Characteristics - Input/Supply/Common Output Parameters

 $T_A = 0 - 70$ °C; Supply Voltage $V_{DD} = 3.3 \text{ V} \pm 5\%$

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
|--------------------------------|----------------------|---|-----------------------|--------|----------------|-------|
| Input High Voltage | V_{IH} | | 2 | | $V_{DD} + 0.3$ | V |
| Input Low Voltage | V_{IL} | | V _{SS} - 0.3 | | 0.8 | V |
| Input High Current | I _{IH} | $V_{IN} = V_{DD}$ | -5 | | 5 | mA |
| Input Low Current | I _{IL1} | V _{IN} = 0 V; Inputs with no pull-up resistors | -5 | | | mA |
| Input Low Current | I _{IL2} | V _{IN} = 0 V; Inputs with pull-up resistors | -200 | | | mA |
| Operating | , | C _L = 0 pF; Select @ 66M | | | 100 | mA |
| Supply Current | I _{DD3.3OP} | C _L = Full load | | | 360 | mA |
| Power Down | lana | IREF=2.32 | | | 25 | mA |
| Supply Current | I _{DD3.3PD} | IREF= 5mA | | | 45 | mA |
| Input frequency | F_{i} | $V_{DD} = 3.3 \text{ V};$ | | 14.318 | | MHz |
| Pin Inductance | L_{pin} | | | | 7 | nΗ |
| | C _{IN} | Logic Inputs | | | 5 | pF |
| Input Capacitance ¹ | C_out | Out put pin capacitance | | | 6 | pF |
| | C _{INX} | X1 & X2 pins | 27 | 36 | 45 | pF |
| Transition Time ¹ | T _{trans} | To 1st crossing of target Freq. | | | 3 | mS |
| Settling Time ¹ | T _s | From 1st crossing to 1% target Freq. | | | 3 | mS |
| Clk Stabilization ¹ | T _{STAB} | From $V_{DD} = 3.3 \text{ V}$ to 1% target Freq. | | | 3 | mS |
| Delay | t_{PZH}, t_{PZH} | output enable delay (all outputs) | 1 | | 10 | nS |
| Delay | t_{PLZ}, t_{PZH} | output disable delay (all outputs) | 1 | | 10 | nS |

¹Guaranteed by design, not 100% tested in production.



Electrical Characteristics - CPUCLK

$T_A = 0 - 70$ °C; $V_{DD} = 3.3 \text{ V +/-5\%}$; (unless otherwise stated)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
|-------------------------------------|-----------------------|--|------|--------|-----|-------|
| Current Source | Z _O | $V_O = V_X$ | 3000 | | | Ω |
| Output Impedance | = 0 | -0- ·x | 0000 | | | |
| Output High Voltage | V _{OH} | V _B = 475W ±1%; IREF = 2.32mA; I _{OH} = 6*IREF | | 0.71 | 1.2 | V |
| Output High Current | I _{OH} | $V_R = 475W \pm 1\%$; IREF = 2.32MA; $I_{OH} = 6$ IREF | | -13.92 | | mA |
| Rise Time ¹ | t _r | $V_{OL} = 20\%, V_{OH} = 80\%$ | 175 | | 700 | ps |
| Differential Crossover | V | Note 3 | 45 | 50 | 55 | % |
| Voltage ¹ | V_X | Note 3 | 45 | 50 | 55 | % |
| Duty Cycle ¹ | d _t | $V_T = 50\%$ | 45 | 49.4 | 55 | % |
| Skew ¹ , CPU to CPU | t _{sk} | $V_T = 50\%$ | | 40 | 100 | ps |
| Jitter, Cycle-to-cycle ¹ | t _{icvc-cvc} | $V_T = V_X$ | | 90 | 150 | ps |

Notes:

Electrical Characteristics - PCICLK

 T_{A} = 0 - 70 °C; V_{DD} = 3.3 V +/-5%; C_{L} = 10-30 pF (unless otherwise stated)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
|---------------------|--------------------------------|--|-----|-------|------|-------|
| Output Frequency | F0 ¹ | | | 33.33 | | MHz |
| Output Impedance | R _{DSN1} ¹ | $V_{O} = V_{DD}^{*}(0.5)$ | 12 | | 55 | Ω |
| Output High Voltage | V _{OH1} | $I_{OH} = -1 \text{ mA}$ | 2.4 | | | V |
| Output Low Voltage | V_{OL1} | $I_{OL} = 1 \text{ mA}$ | | | 0.55 | V |
| Output High Current | I _{OH1} | VOH@ MIN = 1.0 V, VOH@ MAX = 3.135 V | -33 | | -33 | mA |
| Output Low Current | I _{OL1} | VOL@ MIN = 1.95 V, VOL@ MAX= 0.4 | 30 | | 38 | mA |
| Rise Time | t _{r1} 1 | $V_{OL} = 0.4 \text{ V}, V_{OH} = 2.4 \text{ V}$ | 0.5 | 1.52 | 2 | ns |
| Fall Time | t _{f1} 1 | $V_{OH} = 2.4 \text{ V}, V_{OL} = 0.4 \text{ V}$ | 0.5 | 1.45 | 2 | ns |
| Duty Cycle | d _{t1} ¹ | $V_T = 1.5 \text{ V}$ | 45 | 51.5 | 55 | % |
| Skew | t _{sk1} 1 | $V_T = 1.5 \text{ V}$ | | 155 | 500 | ps |
| Jitter | t _{jcyc-cyc} 1 | $V_T = 1.5 \text{ V}$ | | 123 | 250 | ps |

¹Guaranteed by design, not 100% tested in production.

^{1 -} Guaranteed by design, not 100% tested in production.

Electrical Characteristics - 3V66

 $T_A = 0 - 70$ °C; $V_{DD} = 3.3$ V +/-5%; $C_L = 10-30$ pF (unless otherwise stated)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
|---------------------|--------------------------------|--|-----|-------|-----|-------|
| Output Frequency | F _{O1} | | | 66.66 | | MHz |
| Output Impedance | R _{DSP1} ¹ | $V_O = V_{DD}^*(0.5)$ | 12 | | 55 | Ω |
| Output High Voltage | V_{OH1} | $I_{OH} = -1 \text{ mA}$ | 2.4 | | | V |
| Output Low Voltage | V_{OL1} | I _{OL} = 1 mA | | | 0.4 | V |
| Output High Current | I _{OH1} | VOH@ MIN = 1.0 V, VOH@ MAX = 3.135 V | -33 | | -33 | mA |
| Output Low Current | I _{OL1} | VOL@ MIN = 1.95 V, VOL@ MAX= 0.4 | 30 | | 38 | mA |
| Rise Time | t _{r1} ¹ | $V_{OL} = 0.4 \text{ V}, V_{OH} = 2.4 \text{ V}$ | 0.5 | 3 | 2 | ns |
| Fall Time | t _{f1} 1 | $V_{OH} = 2.4 \text{ V}, V_{OL} = 0.4 \text{ V}$ | 0.5 | 1.3 | 2 | ns |
| Duty Cycle | d _{t1} ¹ | $V_T = 1.5 \text{ V}$ | 45 | 52 | 55 | % |
| Skew | t _{sk1} 1 | $V_T = 1.5 \text{ V}$ | | 155 | 500 | ps |
| Jitter | tjcyc-cyc ¹ | $V_T = 1.5 \text{ V}$ | | 150 | 250 | ps |

¹Guaranteed by design, not 100% tested in production.

Electrical Characteristics - VCH, 48MHz DOT, 48MHz, USB

 $T_A = 0 - 70$ °C; $V_{DD} = 3.3 \text{ V +/-5\%}$; $C_L = 10-30 \text{ pF}$ (unless otherwise stated)

| A 1 1 1, BB 11 1 11, 12 1 11, (1 111111) | | | | | | | |
|--|--------------------------------|--|-----|------|------|-------|--|
| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS | |
| Output Frequency | F_0^1 | $V_{O} = V_{DD}^{*}(0.5)$ | | 48 | | MHz | |
| Output Impedance | R _{DSN1} ¹ | $V_{O} = V_{DD}^{*}(0.5)$ | 12 | | 55 | Ω | |
| Output High Voltage | V_{OH1} | $I_{OH} = -1 \text{ mA}$ | 2.4 | | | V | |
| Output Low Voltage | V_{OL1} | I _{OL} = 1 mA | | | 0.55 | V | |
| Output High Current | I _{OH1} | VOH@ MIN = 1.0 V, VOH@ MAX = 3.135 V | -29 | | -23 | mA | |
| Output Low Current | I _{OL1} | VOL@ MIN = 1.95 V, VOL@ MAX= 0.4 | 29 | | 27 | mA | |
| 48DOT Rise Time | t _{r1} 1 | $V_{OL} = 0.4 \text{ V}, V_{OH} = 2.4 \text{ V}$ | 0.5 | 0.6 | 1 | ns | |
| 48DOT Fall Time | t _{f1} 1 | $V_{OH} = 2.4 \text{ V}, V_{OL} = 0.4 \text{ V}$ | 0.5 | 0.7 | 1 | ns | |
| VCH 48 USB Rise Time | t _r ¹ | $V_{OL} = 0.4 \text{ V}, V_{OH} = 2.4 \text{ V}$ | 1 | 1.1 | 2 | ns | |
| VCH 48 USB Fall Time | tf ¹ | $V_{OH} = 2.4 \text{ V}, V_{OL} = 0.4 \text{ V}$ | 1 | 1.2 | 2 | ns | |
| 48 DOT to 48 USB Skew | tskew ¹ | VT=1.5V | | | 1 | ns | |
| Duty Cycle | d_{t1}^{-1} | $V_T = 1.5 \text{ V}$ | 45 | 50.1 | 55 | % | |
| Jitter | t _{jcyc-cyc} 1 | V _T = 1.5 V | | 130 | 350 | ps | |

¹Guaranteed by design, not 100% tested in production.



Electrical Characteristics - REF

 T_{A} = 0 - 70 $^{\circ}C;\,V_{DD}$ = 3.3 V +/-5%; C_{L} =10-20 pF (unless otherwise stated)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
|---------------------|--------------------------------|--|-----|-----|-----|-------|
| Output Frequency | F _{O1} | | | | | MHz |
| Output Impedance | R _{DSP1} ¹ | $V_{\rm O} = V_{\rm DD}^*(0.5)$ | 20 | | 60 | Ω |
| Output High Voltage | V_{OH1} | $I_{OH} = -1 \text{ mA}$ | 2.4 | | | V |
| Output Low Voltage | V_{OL1} | $I_{OL} = 1 \text{ mA}$ | | | 0.4 | V |
| Output High Current | I _{OH1} | VOH@ MIN = 1.0 V, VOH@ MAX = 3.135 V | -29 | | -23 | mA |
| Output Low Current | I _{OL1} | VOL@ MIN = 1.95 V, VOL@ MAX= 0.4 | 29 | | 27 | mA |
| Rise Time | t _{r1} 1 | $V_{OL} = 0.4 \text{ V}, V_{OH} = 2.4 \text{ V}$ | 1 | | 4 | ns |
| Fall Time | t _{f1} 1 | $V_{OH} = 2.4 \text{ V}, V_{OL} = 0.4 \text{ V}$ | 1 | | 4 | ns |
| Duty Cycle | d _{t1} ¹ | $V_T = 1.5 \text{ V}$ | 45 | 53 | 55 | % |
| Jitter | t _{jcyc-cyc} | $V_T = 1.5 \text{ V}$ | | | 500 | ps |

¹Guaranteed by design, not 100% tested in production.



Shared Pin Operation - Input/Output Pins

The I/O pins designated by (input/output) serve as dual signal functions to the device. During initial power-up, they act as input pins. The logic level (voltage) that is present on these pins at this time is read and stored into a 5-bit internal data latch. At the end of Power-On reset, (see AC characteristics for timing values), the device changes the mode of operations for these pins to an output function. In this mode the pins produce the specified buffered clocks to external loads.

To program (load) the internal configuration register for these pins, a resistor is connected to either the VDD (logic 1) power supply or the GND (logic 0) voltage potential. A 10 Kilohm (10K) resistor is used to provide both the solid CMOS programming voltage needed during the power-up programming period and to provide an insignificant load on the output clock during the subsequent operating period.

Figure 1 shows a means of implementing this function when a switch or 2 pin header is used. With no jumper is installed the pin will be pulled high. With the jumper in place the pin will be pulled low. If programmability is not necessary, than only a single resistor is necessary. The programming resistors should be located close to the series termination resistor to minimize the current loop area. It is more important to locate the series termination resistor close to the driver than the programming resistor.





Fig. 1



Un-Buffered Mode 3V66 & PCI Phase Relationship

All 3V66 clocks are to be in pphase with each other. In the case where $3V66_1$ is configured as $48MHz\ VCH\ clock$, there is no defined phase relationship between $3V66_1/VCH$ and other $3V66\ clocks$. The PCI group should lag $3V66\ by$ the standard skew described below as Tpci.



Group Skews at Common Transition Edges: (Un-Buffered Mode)

| GROUP | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
|-------------|-----------------------|-------------------------------|-----|-----|-----|-------|
| 3V66 | | 3V66 pin to pin skew | 0 | 155 | 500 | ps |
| PCI | PCI | PCI_F and PCI pin to pin skew | 0 | 302 | 500 | ps |
| 3V66 to PCI | S _{3V66-PCI} | 3V66 leads 33MHz PCI | 1.5 | 1.7 | 3.5 | ns |

¹Guaranteed by design, not 100% tested in production.


PD# Functionality

| CPU_STOP# | CPUT | CPUC | 3V66 | 66MHz_OUT | PCICLK_F PCICLK | PCICLK | USB/DOT 48MHz |
|-----------|-------------|--------|-------|-----------|--------------------|----------|------------------|
| 1 | Normal | Normal | 66MHz | 66MHz_IN | 66MHz_IN | 66MHz_IN | 48MHz |
| 0 | iref * Mult | Float | Low | Low | Low | Low | Low |

PCI_STOP# - Assertion (transition from logic "1" to logic "0")

The impact of asserting the PCI_STOP# signal will be the following. All PCI[6:0] and stoppable PCI_F[2,0] clocks will latch low in their next high to low transition. The PCI_STOP# setup time tsu is 10 ns, for transitions to be recognized by the next rising edge.


Assertion of PCI_STOP# Waveforms



CPU_STOP# - Assertion (transition from logic "1" to logic "0")


The impact of asserting the CPU_STOP# pin is all CPU outputs that are set in the I^2C configuration to be stoppable via assertion of CPU_STOP# are to be stopped after their next transition following the two CPU clock edge sampling as shown. The final state of the stopped CPU signals is CPUT=High and CPUC=Low. There is to be no change to the output drive current values. The CPUT will be driven high with a current value equal to (MULTSEL0) X (I REF), the CPUC signal will not be driven.

Assertion of CPU_STOP# Waveforms



CPU_STOP# Functionality

| CPU_STOP# | CPUT | CPUC |
|-----------|-------------|--------|
| 1 | Normal | Normal |
| 0 | iref * Mult | Float |



300 mil SSOP Package

| | In Millir | meters | In Inches | | |
|--------|----------------|-----------|-------------------|-------|--|
| SYMBOL | COMMON D | IMENSIONS | COMMON DIMENSIONS | | |
| | MIN | MAX | MIN | MAX | |
| Α | 2.41 | 2.80 | .095 | .110 | |
| A1 | 0.20 | 0.40 | .008 | .016 | |
| b | 0.20 | 0.34 | .008 | .0135 | |
| С | 0.13 | 0.25 | .005 | .010 | |
| D | SEE VAR | IATIONS | SEE VARIATIONS | | |
| Е | 10.03 | 10.68 | .395 | .420 | |
| E1 | 7.40 | 7.60 | .291 | .299 | |
| е | 0.635 E | BASIC | 0.025 BASIC | | |
| h | 0.38 | 0.64 | .015 | .025 | |
| Ĺ | 0.50 | 1.02 | .020 | .040 | |
| N | SEE VARIATIONS | | SEE VARIATIONS | | |
| α | 0° | 8° | 0° | 8° | |

VARIATIONS

| N | D mm. | | D (inch) | | |
|---|-------|-------|----------|------|------|
| | MIN | MAX | MIN | MAX | |
| | 56 | 18.31 | 18.55 | .720 | .730 |


Reference Doc.: JEDEC Publication 95, MO-118

10-0034

Ordering Information

ICS950211yFLF-T





240 mil TSSOP Package

56-Lead 6.10 mm. Body, 0.50 mm. Pitch TSSOP

| (240 MII) (20 MII) | | | | | | |
|--------------------|----------------|----------|----------------|------------------|--|--|
| | In Millin | neters | In Inches | | | |
| SYMBOL | COMMON DI | MENSIONS | COMMON D | IMENSIONS | | |
| | MIN | MAX | MIN | MAX | | |
| Α | | 1.20 | | .047 | | |
| A1 | 0.05 | 0.15 | .002 | .006 | | |
| A2 | 0.80 | 1.05 | .032 | .041 | | |
| b | 0.17 | 0.27 | .007 | .011 | | |
| С | 0.09 | 0.20 | .0035 | .008 | | |
| D | SEE VAR | IATIONS | SEE VARIATIONS | | | |
| E | 8.10 B | ASIC | 0.319 BASIC | | | |
| E1 | 6.00 | 6.20 | .236 | .244 | | |
| е | 0.50 B | ASIC | 0.020 BASIC | | | |
| L | 0.45 | 0.75 | .018 | .030 | | |
| N | SEE VARIATIONS | | SEE VARIATIONS | | | |
| а | 0° | 8° | 0° | 8° | | |
| aaa | | 0.10 | | .004 | | |

VARIATIONS


| N D m | | nm. D (inch) | | nch) |
|-------|-------|--------------|------|------|
| N | MIN | MAX | MIN | MAX |
| 56 | 13.90 | 14.10 | .547 | .555 |

Reference Doc.: JEDEC Publication 95, MO-153

10-0039

Ordering Information

ICS950211yGLF-T



| #ICS | Integrated Circuit |
|------|-----------------------|
| | Circuit |
| | Systems, Inc. |

Revision History

| Rev. | Issue Date | Description | Page # |
|------|------------|--|---------|
| | | 1. Updated Description on Byte 13. | |
| Е | 5/17/2005 | 2. Updated LF Ordering Information from "Lead Free" to "RoHS Compliant". | 9,19-20 |
| | | | |
| | | | |
| | | | |