

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









DDR Phase Lock Loop Clock Driver (60MHz - 210MHz)

Recommended Application:

DDR Clock Driver

Product Description/Features:

- · Low skew, low jitter PLL clock driver
- Feedback pins for input to output synchronization
- Spread Spectrum tolerant inputs
- With bypass mode mux
- Operating frequency 60 to 210 MHz
- AC Coupled (Universal) CLK inputs:
 - 400 mV switching amplitude
 - (LVTTL, LVPELL, LVDS, LVCMOS) standards translation to SSTL2


Switching Characteristics:

CYCLE - CYCLE jitter: <60psOUTPUT - OUTPUT skew: <60ps

Period jitter: ±30ps


DUTY CYCLE: 49.5% - 50.5%

Pin Configuration



48-Pin TSSOP 6.10mm Body, 0.5mm Pitch

Block Diagram



Functionality

	INPUTS			C	PLL State			
AVDD	CLK_INT	CLK_INC	CLKT	CLKC	FB_OUTT	FB_OUTC	PLL State	
GND	L	Н	L	Н	L	Н	Bypassed/Off	
GND	Н	L	Н	L	Н	L	Bypassed/Off	
2.5V (nom)	L	Н	L	Н	L	Н	On	
2.5V (nom)	Н	L	Н	L	Н	L	On	

ICS95V850



Pin Descriptions

PIN NUMBER	PIN NAME	TYPE	DESCRIPTION
1, 7, 8, 18, 24, 25, 31, 41, 42, 48	GND	PWR	Ground
26, 30, 40, 43, 47, 23, 19, 9, 6, 2	CLK[9:0]	OUT	"Complementary" clocks of differential pair outputs
27, 29, 39, 44, 46, 22, 20, 10, 5, 3	CLK[9:0]	OUT	"True" Clock of differential pair outputs
4, 11, 21, 28, 34, 38, 45,	VDD	PWR	Power supply, 2.5V
13	CLK_INT	IN	"True" reference clock input
14	CLK_INC	IN	"Complementary" reference clock input
16	AVDD	PWR	Analog power supply, 2.5V
17	AGND	PWR	Analog ground
32	FB_OUTC	OUT	"Complementary" Feedback output, dedicated for external feedback. It switches at the same frequency as the CLK. This output must be wired to FB_INC
33	FB_OUTT	OUT	"True" " Feedback output, dedicated for external feedback. It switches at the same frequency as the CLK. This output must be wired to FB_INT
35	FB_INT	IN	"True" Feedback input, provides feedback signal to the internal PLL for synchronization with CLK_INT to eliminate phase error
36	FB_INC	IN	"Complementary" Feedback input, provides signal to the internal PLL for synchronization with CLK_INC to eliminate phase error
12, 15, 37	NC		No Connects



Absolute Maximum Ratings

Stresses above those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only and functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Electrical Characteristics - Input/Supply/Common Output Parameters

 $T_A = 0 - 85$ °C; Supply Voltage A_{VDD} , $V_{DD} = 2.5 \text{ V}$ +/- 0.2V (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input High Current	I _{IH}	$V_I = V_{DD}$ or GND	5			μΑ
Input Low Current	I_{IL}	$V_I = V_{DD}$ or GND			5	μΑ
Operating Supply	I _{DD2.5}	C _L = 0pf @ 200MHz			148	mA
Current	I _{DDPD}	$C_L = 0pf$			100	μΑ
High Impedance Output Current	I _{OZ}	$V_{DD} = 2.7V$, $V_{OU} = V_{DD}$ or GND			±10	mA
Input Clamp Voltage	V_{IK}	$V_{DD} = 2.3V \text{ Iin} = -18\text{mA}$			-1.2	V
High-level output	V	I _{OH} = -1 mA	V _{DD} - 0.1			V
voltage	V_{OH}	I _{OH} = -12 mA	1.7V			V
Low-level output voltage	V	I _{OL} =1 mA			0.1	V
	V_{OL}	I _{OH} =12 mA			0.6	V
Input Capacitance ¹	C_{IN}	$V_I = GND \text{ or } V_{DD}$	2.5		3.5	pF

¹Guaranteed by design at 233MHz, not 100% tested in production.

ICS95V850



Recommended Operating Condition (see note1)

 $T_A = 0 - 85$ °C; Supply Voltage AVDD, VDD = 2.5 V +/- 0.2V (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Voltage	V_{DD}, A_{VDD}		2.3	2.5	2.7	V
		CLK_INT, CLK_INC, FB_INC		0.4	V _{DD} /2 - 0.18	V
Low level input voltage	V_{IL}	CLK_INT, CLK_INC (Universal Input)	-0.3		V _{DD} - 0.4	V
		CLK_INT, CLK_INC, FB_INC	$V_{DD}/2 + 0.18$	2.1		V
High level input voltage	V_{IH}	CLK_INT, CLK_INC (Universal Input)	0.4		$V_{DD} + 0.3$	٧
DC input signal voltage (note 2)	V _{IN}		-0.3		V _{DD} + 0.3	V
Differential input signal	V _{ID}	DC - CLK_INT, FB_INT	0.36		$V_{DD} + 0.6$	V
voltage (note 3)		AC - CLK_INT, FB_INT (Universal Input)	0.4		V _{DD} + 0.6	V
Output differential cross- voltage (note 4)	V _{OX}		V _{DD} /2 - 0.15		$V_{DD}/2 + 0.15$	V
Input differential cross- voltage (note 4)	V_{IX}	(Universal Input)	0.45(V _{IH} - V _{IL})		0.55(V _{IH} - V _{IL})	V
High level output current	I _{OH}				-6.4	mA
Low level output current	I _{OL}				5.5	mA
Operating free-air temperature	T_A		0		85	°C

Notes:

- 1. Unused inputs must be held high or low to prevent them from floating.
- 2. DC input signal voltage specifies the allowable DC execution of differential input.
- 3. Differential inputs signal voltages specifies the differential voltage [VTR-VCP] required for switching, where VT is the true input level and VCP is the complementary input level.
- 4. Differential cross-point voltage is expected to track variations of V_{DD} and is the voltage at which the differential signal must be crossing.

Timing Requirements

 $T_A = 0 - 85$ °C; Supply Voltage AVDD, VDD = 2.5 V +/- 0.2V (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Operating clock frequency	freq _{op}		66		210	MHz
Input clock duty cycle	d _{tin}		40		60	%
CLK stabilization	T _{STAB}				15	μs



Switching Characteristics (see note 3)

Owntonning Ornaractorio	Switching Gridian (eds note of							
PARAMETER	SYMBOL	CONDITION	MIN	TYP	MAX	UNITS		
Low-to high level	t _{PLH} 1	CLK IN to any output		5.5		ns		
propagation delay time		OLIV_IIV to any output		0.0		113		
High-to low level propagation	. 1	CLK_IN to any output		5.5		200		
delay time	t _{PLL} 1	CEK_IN to any output		5.5		ns		
Period jitter	T _{jit (per)}	100MHz to 200MHz	-30		30	ps		
Half-period jitter	t(jit_hper)	100MHz to 200MHz	-75		30	ps		
Input clock slew rate	t _{sl(i)}		1		4	V/ns		
Output clock slew rate	t _{sl(o)}		1		2.5	V/ns		
Cycle to Cycle Jitter ¹	T_{cyc} - T_{cyc}	100MHz to 200MHz			60	ps		
Phase error	t _(phase error) 4		-50	0	50	ps		
Output to Output Skew	T_{skew}				60	ps		

Notes:

- 1. Refers to transition on noninverting output in PLL bypass mode.
- 2. While the pulse skew is almost constant over frequency, the duty cycle error increases at higher frequencies. This is due to the formula: duty cycle= t_{WH}/t_{C} , where the cycle (t_{C}) decreases as the frequency goes up.
- 3. Switching characteristics guaranteed for application frequency range.
- 4. Static phase offset shifted by design.



Parameter Measurement Information




Figure 1. IBIS Model Output Load




Figure 2. Output Load Test Circuit




Figure 3. Cycle-to-Cycle Jitter



Parameter Measurement Information





Figure 4. Static Phase Offset






Figure 6. Period Jitter



Parameter Measurement Information




Figure 7. Half-Period Jitter




Figure 8. Input and Output Slew Rates



Recommended Layout for the ICS95V850


General Layout Precautions:


Use copper flooded ground on the top signal layer under the clock buffer The area under U1 on the right is an example. Flood over the ground vias.

- Use power vias for power and ground. Vias 20 mil or larger in diameter have lower high frequency impedance. Vias for signals may be minimum drill size.
- Make all power and ground traces are as wide as the via pad for lower inductance.
- 3) VAA for pin 16 has a low pass RC filter to decouple the digital and analog supplies. The 4.7uF capacitors may be replaced with a single low ESR device with the same total capacitance. VAA is routed on a outside signal layer. Do not cut a power or ground plane and route in it.
- 4) Notice that ground vias are never shared.
- 5) When ever possible, VCC (net V2P5 in the schematic) pins have a decoupling capacitor. Power is always routed from the plane connection via to the capacitor pad to the VCC pin on the clock buffer. Moats or plane cuts are not used to isolate power.
- 6) Differential mode clock output traces are routed:
 - a. With a ground trace between the pairs. Trace is grounded on both ends.
 - b. Without a ground trace, clock pairs are routed with a separation of at least 5 times the thickness of the dielectric. If the dielectric thickness is 4.5 mil, the trace separation is at least 18 mils.
- Terminate differential CLK_IN and FB_IN traces after routing to buffer pads.


Component Values:

Ref Desg.	Value	Description	Package
C1,C4,C5, C7,C11,C12	.01uF	CERAMIC MLC	0603
C2,C3,C8, C9	4.7uF	CERAMIC MLC	1206
C10	.22uF	CERAMIC MLC	0603
C6	2200pF	CERAMIC MLC	0603
R9,R12	120 Ω		0603
R9	4.7 Ω		0603
U1		ICS95V850	TSSOP48









6.10 mm. Body, 0.50 mm. pitch TSSOP (240 mil) (0.020 mil)

	In Millin		In Inches		
SYMBOL	COMMON DI	MENSIONS	COMMON DIMENSIONS		
	MIN	MAX	MIN	MAX	
Α		1.20		.047	
A1	0.05	0.15	.002	.006	
A2	0.80	1.05	.032	.041	
b	0.17	0.27	.007	.011	
С	0.09	0.20	.0035	.008	
D	SEE VARIATIONS		SEE VARIATIONS		
Е	8.10 B	ASIC	0.319 BASIC		
E1	6.00	6.20	.236	.244	
е	0.50 B	ASIC	0.020 BASIC		
L	0.45	0.75	.018	.030	
N	SEE VARIATIONS		SEE VARIATIONS		
α	0°	8°	0°	8°	
aaa		0.10		.004	

VARIATIONS

N	D m	m.	D (inch)		
	MIN	MAX	MIN	MAX	
48	12.40	12.60	.488	.496	

Reference Doc.: JEDEC Publication 95, MO-153

10-0039

Ordering Information

95V850yLFGT

Example:



0458G-11/21/08