## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

## Four Output Differential Buffer for PCI-Express

## Recommended Application:

DB400 Intel Yellow Cover part with PCI-Express support.

## Output Features:

- 4-0.7V current-mode differential output pairs
- Supports zero delay buffer mode and fanout mode
- Bandwidth programming available

Key Specifications:

- Outputs cycle-cycle jitter: < 50ps
- Outputs skew: < 50ps
- +/- 300ppm frequency accuracy on output clocks


## Features/Benefits:

- Supports tight ppm accuracy clocks for Serial-ATA
- Spread spectrum modulation tolerant, 0 to -0.5\% down spread and +/- 0.25\% center spread
- Supports undriven differential output pair in PD\# and SRC_STOP\# for power management.

Pin Configuration

| VDD | 1 |  | 28 | VDDA |
| ---: | :--- | :--- | :--- | :--- |
| SRC_IN | 2 |  | 27 | GNDA |
| SRC_IN\# | 3 |  | 26 | IREF |
| GND | 4 |  | 25 | GND |
| VDD | 5 | $\mathbf{J}$ | 24 | VDD |
| DIF_1 | 6 | $\mathbf{0}$ | 23 | DIF_6 |
| DIF_1\# | 7 | $\mathbf{m}$ | 22 | DIF_6\# |
| OE_1 | 8 | $\mathbf{9}$ | 21 | OE_6 |
| DIF_2 | 9 | $\mathbf{0}$ | 20 | DIF_5 |
| DIF_2\# | 10 | $\mathbf{0}$ | 19 | DIF_5\# |
| VDD | 11 |  | 18 | VDD |
| BYPASS\#/PLL | 12 |  | 17 | HIGH_BW\# |
| SCLK | 13 |  | 16 | SRC_STOP\# |
| SDATA | 14 |  | 15 | PD\# |

28-pin SSOP \& TSSOP

## Pin Description

| PIN \# | PIN NAME | PIN TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| 1 | VDD | PWR | Power supply, nominal 3.3V |
| 2 | SRC_IN | IN | 0.7 V Differential SRC TRUE input |
| 3 | SRC_IN\# | IN | 0.7 V Differential SRC COMPLEMENTARY input |
| 4 | GND | PWR | Ground pin. |
| 5 | VDD | PWR | Power supply, nominal 3.3V |
| 6 | DIF_1 | OUT | 0.7 V differential true clock outputs |
| 7 | DIF_1\# | OUT | 0.7 V differential complement clock outputs |
| 8 | OE_1 | IN | Active high input for enabling outputs. $0=$ tri-state outputs, $1=$ enable outputs |
| 9 | DIF_2 | OUT | 0.7V differential true clock outputs |
| 10 | DIF_2\# | OUT | 0.7 V differential complement clock outputs |
| 11 | VDD | PWR | Power supply, nominal 3.3V |
| 12 | BYPASS\#/PLL | IN | Input to select Bypass(fan-out) or PLL (ZDB) mode $0=$ Bypass mode, $1=$ PLL mode |
| 13 | SCLK | IN | Clock pin of SMBus circuitry, 5 V tolerant. |
| 14 | SDATA | I/O | Data pin for SMBus circuitry, 5V tolerant. |
| 15 | PD\# | IN | Asynchronous active low input pin used to power down the device. The internal clocks are disabled and the VCO and the crystal are stopped. |
| 16 | SRC_STOP\# | IN | Active low input to stop diff outputs. |
| 17 | HIGH_BW\# | IN | 3.3V input for selecting PLL Band Width $0=\text { High, } 1=\text { Low }$ |
| 18 | VDD | PWR | Power supply, nominal 3.3V |
| 19 | DIF_5\# | OUT | 0.7 V differential complement clock outputs |
| 20 | DIF_5 | OUT | 0.7V differential true clock outputs |
| 21 | OE_6 | IN | Active high input for enabling outputs. $0=$ tri-state outputs, $1=$ enable outputs |
| 22 | DIF_6\# | OUT | 0.7V differential complement clock outputs |
| 23 | DIF_6 | OUT | 0.7V differential true clock outputs |
| 24 | VDD | PWR | Power supply, nominal 3.3V |
| 25 | GND | PWR | Ground pin. |
| 26 | IREF | OUT | This pin establishes the reference current for the differential currentmode output pairs. This pin requires a fixed precision resistor tied to ground in order to establish the appropriate current. 475 ohms is the standard value. |
| 27 | GNDA | PWR | Ground pin for the PLL core. |
| 28 | VDDA | PWR | 3.3V power for the PLL core. |

## General Description

ICS9DB104 follows the Intel DB400 Differential Buffer Specification. This buffer provides four SRC clocks for PCI-Express, next generation I/O devices. ICS9DB104 is driven by a differential input pair from a CK409/CK410 main clock generator, such as the ICS952601 or ICS954101. ICS9DB104 can run at speeds up to 200MHz. It provides ouputs meeting tight cycle-to-cycle jitter (50ps) and output-to-output skew (50ps) requirements.

## Block Diagram



## Power Groups

| Pin Number |  | Description |
| :---: | :---: | :---: |
| VDD | GND |  |
| 1 | 4 | SRC_IN/SRC_IN\# |
| $5,11,18,24$ | 4,25 | DIF Outputs |
| 28 | 27 | IREF |
| 28 | 27 | Analog VDD \& GND for PLL core |

Integrated
ICS9DB104
Circuit
Systems, Inc.

## (Not recommended for new designs)

## Absolute Max

| Symbol | Parameter | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| VDD_A | 3.3V Core Supply Voltage |  | 4.6 | V |
| VDD_In | 3.3V Logic Supply Voltage |  | 4.6 | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input Low Voltage | GND-0.5 |  | V |
| $\mathrm{V}_{\mathrm{HH}}$ | Input High Voltage |  | $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$ | V |
| Ts | Storage Temperature | -65 | 150 | ${ }^{\circ} \mathrm{C}$ |
| Tambient | Ambient Operating Temp | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |
| Tcase | Case Temperature |  | 115 | ${ }^{\circ} \mathrm{C}$ |
| ESD prot | Input ESD protection <br> human body model | 2000 |  | V |

## Electrical Characteristics - Input/Supply/Common Output Parameters

$\mathrm{T}_{\mathrm{A}}=0-70^{\circ} \mathrm{C}$; Supply Voltage $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}+/-5 \%$

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ | $3.3 \mathrm{~V}+/-5 \%$ | 2 |  | $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |  |
| Input Low Voltage | $\mathrm{V}_{\text {IL }}$ | $3.3 \mathrm{~V}+/-5 \%$ | GND - 0.3 |  | 0.8 | V |  |
| Input High Current | $\mathrm{I}_{\text {IH }}$ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {DD }}$ | -5 |  | 5 | uA |  |
| Input Low Current | $\mathrm{I}_{\text {LL1 }}$ | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$; Inputs with no pull-up resistors | -5 |  |  | uA |  |
|  | $\mathrm{I}_{\text {LL2 }}$ | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$; Inputs with pull-up resistors | -200 |  |  | uA |  |
| Operating Supply Current | $\mathrm{I}_{\mathrm{DD} 3.30 \mathrm{P}}$ | Full Active, $\mathrm{C}_{\mathrm{L}}=$ Full load; |  |  | 200 | mA |  |
| Powerdown Current | $\mathrm{I}_{\text {DD3.3PD }}$ | all diff pairs driven |  |  | 40 | mA |  |
|  |  | all differential pairs tri-stated |  |  | 12 | mA |  |
| Input Frequency ${ }^{3}$ | $\mathrm{F}_{\mathrm{i}}$ | $V_{D D}=3.3 \mathrm{~V}$ | 80 | $\begin{aligned} & \hline 100 / 133 \\ & 166 / 200 \\ & \hline \end{aligned}$ | 220 | MHz | 3 |
| Pin Inductance ${ }^{1}$ | $\mathrm{L}_{\text {pin }}$ |  |  |  | 7 | nH | 1 |
| Input Capacitance ${ }^{1}$ | $\mathrm{C}_{\text {IN }}$ | Logic Inputs | 1.5 |  | 5 | pF | 1 |
|  | $\mathrm{C}_{\text {OUT }}$ | Output pin capacitance |  |  | 6 | pF | 1 |
| PLL Bandwidth | BW | PLL Bandwidth when PLL_BW=0 |  | 4 |  | MHz | 1 |
|  |  | PLL Bandwidth when PLL_BW=1 |  | 2 |  | MHz | 1 |
| Clk Stabilization ${ }^{1,2}$ | $\mathrm{T}_{\text {STAB }}$ | From $\mathrm{V}_{\mathrm{DD}}$ Power-Up and after input clock stabilization or deassertion of PD\# to 1st clock |  |  | 1 | ms | 1,2 |
| Modulation Frequency |  | Triangular Modulation | 30 |  | 33 | kHz | 1 |
| Tdrive_SRC_STOP\# |  | DIF output enable after SRC_Stop\# de-assertion |  |  | 10 | ns | 1,3 |
| Tdrive_PD\# |  | DIF output enable after PD\# de-assertion |  |  | 300 | us | 1,3 |
| Tfall |  | Fall time of PD\# and SRC_STOP\# |  |  | 5 | ns | 1 |
| Trise |  | Rise time of PD\# and SRC_STOP\# |  |  | 5 | ns | 2 |

[^0]Integrated
ICS9DB104
Circuit
Systems, Inc.
(Not recommended for new designs)

## Electrical Characteristics - DIF 0.7V Current Mode Differential Pair

$\mathrm{T}_{\mathrm{A}}=0-70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}+/-5 \% ; \mathrm{C}_{\mathrm{L}}=2 \mathrm{pF}, \mathrm{R}_{\mathrm{S}}=33.2 \Omega, \mathrm{R}_{\mathrm{P}}=49.9 \Omega, \mathrm{I}_{\mathrm{REF}}=475 \Omega$

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Current Source Output Impedance | Zo ${ }^{1}$ | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{x}}$ | 3000 |  |  | $\Omega$ | 1 |
| Voltage High | VHigh | Statistical measurement on single ended signal using oscilloscope math function. | 660 |  | 850 | mV | 1,3 |
| Voltage Low | VLow |  | -150 |  | 150 |  | 1,3 |
| Max Voltage | Vovs | Measurement on single ended signal using absolute value. |  |  | 1150 | mV | 1 |
| Min Voltage | Vuds |  | -300 |  |  |  | 1 |
| Crossing Voltage (abs) | Vcross(abs) |  | 250 |  | 550 | mV | 1 |
| Crossing Voltage (var) | d-Vcross | Variation of crossing over all edges |  |  | 140 | mV | 1 |
| Long Accuracy | ppm | see Tperiod min-max values |  |  | 0 | ppm | 1,2 |
| Average period | Tperiod | 200 MHz nominal | 4.9985 |  | 5.0015 | ns | 2 |
|  |  | 200 MHz spread | 4.9985 |  | 5.0266 | ns | 2 |
|  |  | 166.66 MHz nominal | 5.9982 |  | 6.0018 | ns | 2 |
|  |  | 166.66 MHz spread | 5.9982 |  | 6.0320 | ns | 2 |
|  |  | 133.33 MHz nominal | 7.4978 |  | 7.5023 | ns | 2 |
|  |  | 133.33 MHz spread | 7.4978 |  | 5.4000 | ns | 2 |
|  |  | 100.00 MHz nominal | 9.9970 |  | 10.0030 | ns | 2 |
|  |  | 100.00 MHz spread | 9.9970 |  | 10.0533 | ns | 2 |
| Absolute min period | $\mathrm{T}_{\text {absmin }}$ | 200 MHz nominal | 4.8735 |  |  | ns | 1,2 |
|  |  | 166.66 MHz nominal/spread | 5.8732 |  |  | ns | 1,2 |
|  |  | 133.33 MHz nominal/spread | 7.3728 |  |  | ns | 1,2 |
|  |  | 100.00 MHz nominal/spread | 9.8720 |  |  | ns | 1,2 |
| Rise Time | $\mathrm{t}_{\mathrm{r}}$ | $\mathrm{V}_{\mathrm{OL}}=0.175 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=0.525 \mathrm{~V}$ | 175 |  | 700 | ps | 1 |
| Fall Time | $\mathrm{t}_{\mathrm{f}}$ | $\mathrm{V}_{\mathrm{OH}}=0.525 \mathrm{~V} \mathrm{~V}_{\mathrm{OL}}=0.175 \mathrm{~V}$ | 175 |  | 700 | ps | 1 |
| Rise Time Variation | d-t ${ }_{\text {r }}$ |  |  |  | 125 | ps | 1 |
| Fall Time Variation | d-t $\mathrm{t}_{\mathrm{f}}$ |  |  |  | 125 | ps | 1 |
| Duty Cycle | $\mathrm{d}_{\text {t }}$ | Measurement from differential wavefrom | 45 |  | 55 | \% | 1 |
| Skew | $\mathrm{t}_{\text {sk3 }}$ | $\mathrm{V}_{\mathrm{T}}=50 \%$ |  |  | 50 | ps | 1 |
| Jitter, Cycle to cycle | $\mathrm{t}_{\text {jcyc-cyc }}$ | PLL mode, Measurement from differential wavefrom |  |  | 50 | ps | 1 |
|  |  | BYPASS mode as additive jitter |  |  | 50 | ps | 1 |

${ }^{1}$ Guaranteed by design and characterization, not $100 \%$ tested in production.
${ }^{2}$ All Long Term Accuracy and Clock Period specifications are guaranteed with the assumption that the input clock complies with CK409/CK410 accuracy requirements
${ }^{3} I_{R E F}=V_{D D} /\left(3 x R_{R}\right)$. For $R_{R}=475 \Omega(1 \%), I_{R E F}=2.32 \mathrm{~mA}$. $\mathrm{I}_{\mathrm{OH}}=6 x \mathrm{I}_{\mathrm{REF}}$ and $\mathrm{V}_{\mathrm{OH}}=0.7 \mathrm{~V} @ \mathrm{Z}_{\mathrm{O}}=50 \Omega$.

## General SMBus serial interface information for the ICS9DB104

## How to Write:

- Controller (host) sends a start bit.
- Controller (host) sends the write address DC $_{(h)}$
- ICS clock will acknowledge
- Controller (host) sends the begining byte location = N
- ICS clock will acknowledge
- Controller (host) sends the data byte count = X
- ICS clock will acknowledge
- Controller (host) starts sending Byte N through Byte N + X -1
- ICS clock will acknowledge each byte one at a time
- Controller (host) sends a Stop bit



## How to Read:

- Controller (host) will send start bit.
- Controller (host) sends the write address DC ${ }_{(n)}$
- ICS clock will acknowledge
- Controller (host) sends the begining byte location $=\mathrm{N}$
- ICS clock will acknowledge
- Controller (host) will send a separate start bit.
- Controller (host) sends the read address DD ${ }_{(n)}$
- ICS clock will acknowledge
- ICS clock will send the data byte count $=\mathrm{X}$
- ICS clock sends Byte N + X -1
- ICS clock sends Byte 0 through byte $X$ (if $X_{(h)}$ was written to byte 8).
- Controller (host) will need to acknowledge each byte
- Controllor (host) will send a not acknowledge bit
- Controller (host) will send a stop bit


SMBus Table: Frequency Select Register, READ/WRITE ADDRESS (DC/DD)

| Byte 0 |  | Pin \# | Name | Control <br> Function | Type | $\mathbf{0}$ | $\mathbf{1}$ | PWD |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 | - | PD\# drive mode | RW | driven | $\mathrm{Hi}-\mathrm{Z}$ | 0 |  |  |
| Bit 6 | - | SRC_Stop\# drive | RW | driven | $\mathrm{Hi}-\mathrm{Z}$ | 0 |  |  |
| Bit 5 | - | Reserved | RW | Reserved | X |  |  |  |
| Bit 4 | - | Reserved | RW | Reserved | X |  |  |  |
| Bit 3 | - | Reserved | RW | Reserved | X |  |  |  |
| Bit 2 | - | PLL_BW\# adjust | RW | High BW | Low BW | 1 |  |  |
| Bit 1 | - | BYPASS\#/PLL | RW | fan-out | ZDB | 1 |  |  |
| Bit 0 | - | SRC_DIV\# | RW | div $/ 2$ | x1 | 1 |  |  |

SMBus Table: Output Control Register

| Byte 1 |  | Pin \# | Name | Control <br> Function | Type | 0 | 1 | PWD |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 | - | Reserved |  | RW | User should write '0' <br> to minimize power | 1 |  |  |
| Bit 6 | 23,22 | DIF_6 | Output <br> Control | RW | Disable | Enable | 1 |  |
| Bit 5 | 20,19 | DIF_5 | Output <br> Control | RW | Disable | Enable | 1 |  |
| Bit 4 | - | Reserved |  | RW | User should write '0' <br> to minimize power | 1 |  |  |
| Bit 3 | - | Reserved |  | RW | User should write '0' <br> to minimize power | 1 |  |  |
| Bit 2 | 9,10 | DIF_2 | Output <br> Control | RW | Disable | Enable | 1 |  |
| Bit 1 | 6,7 | DIF_1 | Output <br> Control | RW | Disable | Enable | 1 |  |
| Bit 0 | - | Reserved |  | RW | User should write '0' <br> to minimize power | 1 |  |  |

SMBus Table: Output Control Register

| Byte 2 |  | Pin \# | Name | Control <br> Function | Type | $\mathbf{0}$ | $\mathbf{1}$ | PWD |
| :---: | :---: | :---: | :---: | :---: | :--- | :--- | :--- | :---: |
| Bit 7 | - | Reserved |  | RW | Reserved |  | 0 |  |
| Bit 6 | 23,22 | DIF_6 | Output <br> Control | RW | Free-run | Stoppable | 0 |  |
| Bit 5 | 20,19 | DIF_5 | Output <br> Control | RW | Free-run | Stoppable | 0 |  |
| Bit 4 | - | Reserved |  | RW | Reserved | 0 |  |  |
| Bit 3 | - | Reserved |  | RW | Reserved | 0 |  |  |
| Bit 2 | 9,10 | DIF_2 | Output <br> Control | RW | Free-run | Stoppable | 0 |  |
| Bit 1 | 6,7 | DIF_1 | Output <br> Control | RW | Free-run | Stoppable | 0 |  |
| Bit 0 | - | Reserved |  | RW | Reserved | 0 |  |  |

SMBus Table: Output Control Register

| Byte 3 |  | Pin \# | Name | Control <br> Function | Type |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Bit 7 |  | Reserved | RW | Reserved | X |
| Bit 6 | Reserved | RW | Reserved | X |  |
| Bit 5 | Reserved | RW | Reserved | X |  |
| Bit 4 | Reserved | RW | Reserved | X |  |
| Bit 3 | Reserved | RW | Reserved | X |  |
| Bit 2 | Reserved | RW | Reserved | X |  |
| Bit 1 | Reserved | RW | Reserved | X |  |
| Bit 0 | Reserved | RW | Reserved | X |  |

SMBus Table: Vendor \& Revision ID Register

| Byte 4 |  | Pin \# | Name | Control Function | Type | 0 | 1 | PWD |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 | - |  | RID3 | REVISION ID | R | - | - | X |
| Bit 6 | - |  | RID2 |  | R | - | - | X |
| Bit 5 | - |  | RID1 |  | R | - | - | X |
| Bit 4 | - |  | RID0 |  | R | - | - | X |
| Bit 3 | - |  | VID3 | VENDOR <br> ID | R | - | - | 0 |
| Bit 2 | - |  | VID2 |  | R | - | - | 0 |
| Bit 1 | - |  | VID1 |  | R | - | - | 0 |
| Bit 0 | - |  | VID0 |  | R | - | - | 1 |

SMBus Table: DEVICE ID

| Byte 5 Pin \# |  | Name | Control <br> Function | Type | $\mathbf{0}$ | $\mathbf{1}$ | PWD |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 | - | Device ID 7 (MSB) | RW | Reserved | 0 |  |  |
| Bit 6 | - | Device ID 6 | RW | Reserved | 0 |  |  |
| Bit 5 | - | Device ID 5 | RW | Reserved | 0 |  |  |
| Bit 4 | - | Device ID 4 | RW | Reserved | 0 |  |  |
| Bit 3 | - | Device ID 3 | RW | Reserved | 1 |  |  |
| Bit 2 | - | Device ID 2 | RW | Reserved | 0 |  |  |
| Bit 1 | - | Device ID 1 | RW | Reserved | 0 |  |  |
| Bit 0 | - | Device ID 0 | RW | Reserved | 0 |  |  |

SMBus Table: Byte Count Register

|  |  | Pin \# | Name | Control Function | Type | 0 | 1 | PWD |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 | - |  | BC7 | Writing to this register configures how many bytes will be read back. | RW | - | - | 0 |
| Bit 6 | - |  | BC6 |  | RW | - | - | 0 |
| Bit 5 | - |  | BC5 |  | RW | - | - | 0 |
| Bit 4 | - |  | BC4 |  | RW | - | - | 0 |
| Bit 3 | - |  | BC3 |  | RW | - | - | 0 |
| Bit 2 | - |  | BC2 |  | RW | - | - | 1 |
| Bit 1 | - |  | BC1 |  | RW | - | - | 0 |
| Bit 0 | - |  | BC0 |  | RW | - | - | 1 |

## (Not recommended for new designs)

## PD\#

The PD\# pin cleanly shuts off all clocks and places the device into a power saving mode. PD\# must be asserted before shutting off the input clock or power to insure an orderly shutdown. PD is asynchronous active-low input for both powering down the device and powering up the device. When PD\# is asserted, all clocks will be driven high, or tri-stated (depending on the PD\# drive mode and Output control bits) before the PLL is shut down.

## PD\# Assertion

When PD\# is sampled low by two consecutive rising edges of DIF\#, all DIF outputs must be held High, or tri-stated (depending on the PD\# drive mode and Output control bits) on the next High-Low transition of the DIF\# outputs. When the PD\# drive mode bit is set to ' 0 ', all clock outputs will be held with DIF driven High with $2 \times I_{\text {REF }}$ and DIF\# tri-stated. If the PD\# drive mode bit is set to ' 1 ', both DIF and DIF\# are tri-stated.


## PD\# De-assertion

Power-up latency is less than 1 ms . This is the time from de-assertion of the PD\# pin, or VDD reaching 3.3 V , or the time from valid SRC_IN clocks until the time that stable clocks are output from the device (PLL Locked). If the PD\# drive mode bit is set to ' 1 ', all the DIF outputs must driven to a voltage of >200 mV within 300 ms of PD\# de-assertion.


## SRC_STOP\#

The SRC_STOP\# signal is an active-low asynchronous input that cleanly stops and starts the DIF outputs. A valid clock must be present on SRC_IN for this input to work properly. The SRC_STOP\# signal is de-bounced and must remain stable for two consecutive rising edges of DIF\# to be recognized as a valid assertion or de-assertion.

## SRC_STOP\# - Assertion (transition from ' 1 ' to ' 0 ')

Asserting SRC_STOP\# causes all DIF outputs to stop after their next transition (if the control register settings allow the output to stop). When the SRC_STOP\# drive bit is ' 0 ', the final state of all stopped DIF outputs is DIF = High and DIF\# = Low. There is no change in output drive current. DIF is driven with 6xI REF. DIF\# is not driven, but pulled low by the termination. When the SRC_STOP\# drive bit is ' 1 ', the final state of all DIF output pins is Low. Both DIF and DIF\# are not driven.

## SRC_STOP\# - De-assertion (transition from '0' to '1')

All stopped differential outputs resume normal operation in a glitch-free manner. The de-assertion latency to active outputs is 2-6 DIF clock periods, with all DIF outputs resuming simultaneously. If the SRC_STOP\# drive control bit is '1' (tri-state), all stopped DIF outputs must be driven High (>200 mV) within 10 ns of de-assertion.
SRC_STOP_1 (SRC_Stop = Driven, PD = Driven)


SRC_STOP_2 (SRC_Stop =Tristate, PD = Driven)


Integrated
Circuit
Systems, Inc.

SRC_STOP_3 (SRC_Stop = Driven, PD = Tristate)


SRC_STOP_4 (SRC_Stop = Tristate, PD = Tristate)



Ordering Information
ICS9DB104yFLxT
Example:


Integrated
ICS9DB104
Circuit
Systems, Inc.


| 4.40 mm . Body, 0.65 mm . Pitch TSSOP <br> ( 173 mil ) <br> ( 25.6 mil ) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| SYMBOL | In Millimeters COMMON DIMENSIONS |  | In Inches COMMON DIMENSIONS |  |
|  | MIN | MAX | MIN | MAX |
| A | -- | 1.20 | -- | . 047 |
| A1 | 0.05 | 0.15 | . 002 | . 006 |
| A2 | 0.80 | 1.05 | . 032 | . 041 |
| b | 0.19 | 0.30 | . 007 | . 012 |
| c | 0.09 | 0.20 | . 0035 | . 008 |
| D | SEE VARIATIONS |  | SEE VARIATIONS |  |
| E | 6.40 BASIC |  | 0.252 BASIC |  |
| E1 | 4.30 | 4.50 | . 169 | . 177 |
| e | 0.65 BASIC |  | 0.0256 BASIC |  |
| L | 0.45 | 0.75 | . 018 | . 030 |
| N | SEE VARIATIONS |  | SEE VARIATIONS |  |
| a | $0^{\circ}$ | $8^{\circ}$ | $0^{\circ}$ | $8^{\circ}$ |
| aaa | -- | 0.10 | -- | . 004 |

VARIATIONS

| N | D mm. |  | D (inch) |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |
| 28 | 9.60 | 9.80 | .378 | .386 |

Reference Doc.: JEDEC Publication 95, MO-153
10-0035

## Ordering Information

ICS9DB104yGLxT
Example:


ICS = Standard Device
0767E—12/14/07

## Revision History

| Rev. | Issue Date | Description | Page \# |
| :---: | :---: | :--- | :---: |
| D | $10 / 26 / 05$ | Updated LF Ordering Information to LN or LF. | 12,13 |
| $E$ | $12 / 14 / 07$ | Updated SMBus serial Interface Information. | 6 |
|  |  |  |  |
|  |  |  |  |


[^0]:    ${ }^{1}$ Guaranteed by design and characterization, not $100 \%$ tested in production.
    ${ }^{2}$ See timing diagrams for timing requirements.
    ${ }^{3}$ Time from deassertion until outputs are $>200 \mathrm{mV}$
    0767E-12/14/07

