imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



PRODUCT DISCONTINUATION NOTICE - LAST TIME BUY EXPIRES SEPTEMBER 7, 2016

GENERAL DESCRIPTION

The 9DB202 is a high perfromance 1-to-2 Differential-to-HCSL Jitter Attenuator designed for use in PCI Express[™] systems. In some PCI Express[™] systems, such as those found in desktop PCs, the PCI Express[™] clocks are generated from a low bandwidth, high phase noise PLL frequency synthesizer. In these systems, a jitter-attenuating device may be necessary in order to reduce high frequency random and deterministic jitter components from the PLL synthesizer and from the system board. The 9DB202 has two PLL bandwidth modes. In low bandwidth mode, the PLL loop bandwidth is 500kHz. This setting offers the best jitter attenuation and is still high enough to pass a triangular input spread spectrum profile. In high bandwidth mode, the PLL bandwidth is at 1MHz and allows the PLL to pass more spread spectrum modulation.

For serdes which have x10 reference multipliers instead of x12.5 multipliers, each of the two PCI ExpressTM outputs (PCIEX0:1) can be set for 125MHz instead of 100MHz by configuring the appropriate frequency select pins (FS0:1).

FEATURES

- Two 0.7V current mode differential HCSL output pairs
- One differential clock input
- CLK and nCLK supports the following input types: LVPECL, LVDS, LVHSTL, SSTL, HCSL
- Maximum output frequency: 140MHz
- Input frequency range: 90MHz 140MHz
- VCO range: 450MHz 700MHz
- Output skew: 110ps (maximum)
- Cycle-to-cycle jitter: 110ps (maximum)
- RMS phase jitter @ 100MHz, (1.5MHz 22MHz): 2.42ps (typical)
- 3.3V operating supply
- 0°C to 70°C ambient operating temperature
- · Available in lead-free RoHS compliant package
- Industrial temperature information available upon request
- For functional replacement use 8714004

PIN ASSIGNMENT IREF Current Set L_f Ŷ 20 VDDA PLL BW CLK [19 BYPASS 1 HiZ 18 IREF 17 FS1 nOE0 nCLK 3 0 Enabled FS0 17 4 VDD 5 16 🗆 Voo GND C 15 GND 14 PCIEXT1 6 PCIEXT0 14 PCIEXC0 8 13 PCIEXC1 0 nCI K VDD 9 12 VDD PCIEXT0 Loop Phase 0 ÷4 11 nOE1 nOE0 VCO 10 CLK nPCIFXC0 Filter Detector 1 ÷5 9DB202 20-Lead TSSOP 6.50mm x 4.40mm x 0.92 package body FS0 ÷5 G Package Top View Internal Feedback 0 PCIEXT1 9DB202 0 ÷5 nPCIEXC1 20-Lead, 209-MIL SSOP 1 ÷4 5.30mm x 7.20mm x 1.75mm body package **F** Package Top View FS1 **BYPASS** HiZ 1 nOE1 0 Enabled

BLOCK DIAGRAM

1

TABLE 1. PIN DESCRIPTIONS

| Number | Name | T | уре | Description |
|--------------|---------------------|--------|---------------------|---|
| 1 | PLL_BW | Input | Pullup | Selects PLL Bandwidth input. LVCMOS/LVTTL interface levels. |
| 2 | CLK | Input | Pulldown | Non-inverting differential clock input. |
| 3 | nCLK | Input | Pullup/ Pulldown | Inverting differential clock input. $V_{_{DD}}/2$ default when left floating. |
| 4 | FS0 | Input | Pullup | Frequency select pin. LVCMOS/LVTTL interface levels. |
| 5, 9, 12, 16 | V | Power | | Core supply pins. |
| 6, 15 | GND | Power | | Power supply ground. |
| 7, 8 | PCIEXT0, PCIEXC0 | Output | | Differential output pairs. HCSL interface levels. |
| 10, 11 | nOE0, nOE1 | Input | Pulldown | Output enable. When HIGH, forces outputs to HiZ state. When LOW, enables outputs. LVCMOS/LVTTL interface levels. |
| 13, 14 | PCIEXC1, PCIEXT1 | Output | | Differential output pairs. HCSL interface levels. |
| 17 | FS1 | Input | Pulldown | Frequency select pin. LVCMOS/LVTTL interface levels. |
| 18 | IREF | Input | | A fixed precision resistor (475 Ω) from this pin to ground provides a reference current used for differential current-mode PCIEX clock outputs. |
| 19 | BYPASS | Power | Pulldown | BYPASS pin. When HIGH. bypass mode, when LOW, PLL mode. LVCMOS/LVTTL interface levels. |
| 20 | V | Power | | Analog supply pin. Requires 24Ω series resistor. |

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|--------|-------------------------|-----------------|---------|---------|---------|-------|
| C | Input Capacitance | | | 4 | | pF |
| | Input Pullup Resistor | | | 51 | | kΩ |
| | Input Pulldown Resistor | | | 51 | | kΩ |

TABLE 3A. RATIO OF OUTPUT FREQUENCY TO INPUT FREQUENCY FUNCTION TABLE, FS0

| Inputs | Outputs | | |
|--------|---------|--|--|
| FS0 | PCIEX0 | | |
| 0 | 5/4 | | |
| 1 | 1 | | |

TABLE 3D. OUTPUT ENABLEFUNCTION TABLE, NOE0

| Inputs | Outputs |
|--------|---------|
| nOE0 | PCIEX0 |
| 0 | Enabled |
| 1 | HiZ |

TABLE 3B. RATIO OF OUTPUT FREQUENCY TO INPUT FREQUENCY FUNCTION TABLE, FS1

| Inputs | Outputs | | |
|--------|---------|--|--|
| FS1 | PCIEX1 | | |
| 0 | 1 | | |
| 1 | 5/4 | | |

TABLE 3E. OUTPUT ENABLE FUNCTION TABLE, NOE1

| Inputs | Outputs |
|--------|---------|
| nOE1 | PCIEX1 |
| 0 | Enabled |
| 1 | HiZ |

TABLE 3C. BYPASS TABLE

| Inputs | Mode | | |
|--------|----------------------------------|--|--|
| BYPASS | wode | | |
| 0 | PLL Mode | | |
| 1 | Bypass Mode (output = inputs) | | |

TABLE 3F. PLL BANDWIDTH TABLE

| Inputs | Bandwidth | | |
|--------|-----------|--|--|
| PLL_BW | Danuwidth | | |
| 0 | 500kHz | | |
| 1 | 1MHz | | |

ABSOLUTE MAXIMUM RATINGS

| Supply Voltage, V_{dd} | 4.6V |
|---|--|
| Inputs, V | -0.5V to $V_{_{DD}}$ + 0.5 V |
| Outputs, V_{o} | -0.5V to $V_{_{DD}}$ + 0.5V |
| Package Thermal Impedance, θ 20 Lead TSSOP 20 Lead SSOP | 73.2°C/W (0 lfpm) 80.8°C/W (0 lfpm) |
| Storage Temperature, T _{STG} | -65°C to 150°C |

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the DC Characteristics or AC Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

TABLE 4A. Power Supply DC Characteristics, $V_{DD} = V_{DDA} = 3.3V \pm 5\%$, TA = 0°C to 70°C, RREF = 475 Ω

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|--------|-----------------------|-----------------|---------|---------|---------|-------|
| V | Core Supply Voltage | | 3.135 | 3.3 | 3.465 | V |
| | Analog Supply Voltage | | 3.135 | 3.3 | 3.465 | V |
| | Power Supply Current | | | | 112 | mA |
| | Analog Supply Current | | | | 22 | mA |

TABLE 4B. LVCMOS / LVTTL DC Characteristics, $V_{_{DD}} = V_{_{DDA}} = 3.3V \pm 5\%$, TA = 0°C to 70°C

| Symbol | Parameter | | Test Conditions | Minimum | Typical | Maximum | Units |
|--------|--------------------|----------------------------|--------------------------------------|---------|---------|-----------------------|-------|
| V | Input High Voltage | Input High Voltage | | 2 | | V _{DD} + 0.3 | mV |
| V | Input Low Voltage | | | -0.3 | | 0.8 | mV |
| I. | Input High Current | BYPASS, nOE0, nOE1, FS1 | $V_{_{DD}} = V_{_{IN}} = 3.465V$ | | | 150 | μA |
| | | FS0, PLL_BW | | | | 5 | |
| I | | BYPASS, nOE0, nOE1, FS1 | $V_{_{DD}} = 3.465V, V_{_{IN}} = 0V$ | -5 | | | μA |
| | | FS0, PLL_BW | | -150 | | | |

TABLE 4C. DIFFERENTIAL DC CHARACTERISTICS, $V_{DD} = V_{DDA} = 3.3V \pm 5\%$, TA = 0°C to 70°C, RREF = 475 Ω

| Symbol | Parameter | | Test Conditions | Minimum | Typical | Maximum | Units |
|------------------|------------------------------|----------------------|--|-----------|---------|------------------------|-------|
| I. | Input High Current CLK, nCLK | | $V_{_{DD}} = V_{_{IN}} = 3.465V$ | | | 150 | μA |
| I | Input Low Current | CLK, nCLK | $V_{_{DD}} = 3.465 \text{V}, V_{_{IN}} = 0 \text{V}$ | | | 150 | μA |
| V | Peak-to-Peak Input Voltage | | | 0.15 | | 1.3 | V |
| V _{CMR} | Common Mode Inpu | t Voltage; NOTE 1, 2 | | GND + 0.5 | | V _{DD} - 0.85 | V |

NOTE 1: Common mode voltage is defined as V $_{\mbox{\tiny H}}$. NOTE 2: For single ended applications, the maximum input voltage for CLK, nCLK is V $_{\mbox{\tiny DD}}$ + 0.3V.

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|-----------------|--------------------------------|-----------------|---------|---------|---------|-------|
| I _{oh} | Output Current | | 12 | 14 | 16 | mA |
| V _{oh} | Output High Voltage | | 610 | | 780 | mV |
| V _{ol} | Output Low Voltage | | | | 65 | mV |
| I _{oz} | High Impedance Leakage Current | | -10 | | 10 | μA |
| V _{ox} | Output Crossover Voltage | | 250 | | 550 | mV |

Table 4D. HCSL DC Characteristics, $V_{_{DD}} = V_{_{DDA}} = 3.3V \pm 5\%$, Ta = 0°C to 70°C, RREF = 475 Ω

Table 5. AC Characteristics, $V_{dd} = V_{dda} = 3.3V \pm 5\%$, Ta = 0°C to 70°C, RREF = 475 Ω


| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|---------------------------------|--|-----------------------------------|---------|---------|---------|-------|
| f _{MAX} | Output Frequency | | | | 140 | MHz |
| <i>t</i> sk(o) | Output Skew; NOTE 1, 2 | | | 50 | 110 | ps |
| t:+() | Cycle-to-Cycle Jitter | Outputs @ Different Frequencies | | | 110 | ps |
| <i>t</i> jit(cc) | | Outputs @ Same Frequencies | | | 50 | ps |
| <i>t</i> jit(Ø) | RMS Phase Jitter (Ran- dom); NOTE 3 | Integration Range: 1.5MHz - 22MHz | | 2.42 | | ps |
| t _R / t _F | Output Rise/Fall Time | 20% to 80% | 300 | | 1100 | ps |
| odc | Output Duty Cycle | | 48 | | 52 | % |

NOTE 1: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at the output differential cross points.

NOTE 2: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 3: Please refer to the Phase Noise Plot following this section.



TYPICAL PHASE NOISE AT 100MHz


OFFSET FREQUENCY (Hz)

The illustrated phase noise plot was taken using a low phase noise signal generator, the noise floor of the signal generator is less than that of the device under test.

Using this configuration allows one to see the true spectral purity or phase noise performance of the PLL in the device under test. Due

to the tracking ability of a PLL, it will track the input signal up to its loop bandwidth. Therefore, if the input phase noise is greater than that of the PLL, it will increase the output phase noise performance of the device. It is recommended that the phase noise performance of the input is verified in order to achieve the above phase noise performance.

PARAMETER MEASUREMENT INFORMATION



APPLICATION INFORMATION

Power Supply Filtering Techniques

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. The 9DB202 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL. $V_{_{DD}}$ and $V_{_{DDA}}$ should be individually connected to the power supply plane through vias, and bypass capacitors should be used for each pin. To achieve optimum jitter performance, power supply isolation is required. *Figure 1* illustrates how a 24 Ω resistor along with a 10 μ F and a .01 μ F bypass capacitor should be connected to each $V_{_{DDA}}$ pin. The 10 Ω resistor can also be replaced by a ferrite bead.




FIGURE 1. POWER SUPPLY FILTERING

WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

Figure 2 shows how the differential input can be wired to accept single ended levels. The reference voltage V_REF = $V_{DD}/2$ is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio

of R1 and R2 might need to be adjusted to position the V_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and $V_{_{DD}}$ = 3.3V, V_REF should be 1.25V and R2/ R1 = 0.609.




FIGURE 2. SINGLE ENDED SIGNAL DRIVING DIFFERENTIAL INPUT

DIFFERENTIAL CLOCK INPUT INTERFACE

The CLK /nCLK accepts LVDS, LVPECL, LVHSTL, SSTL, HCSL and other differential signals. Both V_{SWING} and V_{OH} must meet the V_{PP} and V_{CMR} input requirements. Figures 3A to 3D show interface examples for the HiPerClockS CLK/nCLK input driven by the most common driver types. The input interfaces suggested here are examples only.

Please consult with the vendor of the driver component to confirm the driver termination requirements. For example in *Figure 3A*, the input termination applies for ICS HiPerClockS LVHSTL drivers. If you are using an LVHSTL driver from another vendor, use their termination recommendation.




FIGURE 3A. HIPERCLOCKS CLK/NCLK INPUT DRIVEN BY ICS HIPERCLOCKS LVHSTL DRIVER




FIGURE 3C. HIPERCLOCKS CLK/NCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER




FIGURE 3B. HIPERCLOCKS CLK/NCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER




FIGURE 3D. HIPERCLOCKS CLK/NCLK INPUT DRIVEN BY 3.3V LVDS DRIVER

RECOMMENDATIONS FOR UNUSED INPUT AND OUTPUT PINS

INPUTS:

LVCMOS CONTROL PINS:

All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A 1kW resistor can be used.

OUTPUTS:

HCSL OUTPUT

All unused HCSL outputs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.

RELIABILITY INFORMATION

TABLE 6A. $\boldsymbol{\theta}_{_{JA}} \text{vs.}$ Air Flow Table For 20 Lead TSSOP Package

| | 0 | 200 | 500 |
|--|-----------|----------|----------|
| Single-Layer PCB, JEDEC Standard Test Boards | 114.5°C/W | 98°C/W | 88°C/W |
| Multi-Layer PCB, JEDEC Standard Test Boards | 73.2°C/W | 66.6°C/W | 63.5°C/W |


TABLE 6B. $\boldsymbol{\theta}_{_{JA}} \text{vs. Air Flow Table For 20 Lead SSOP Package}$


| 0 200 500 | θ_{JA} by Velocity (Lii | near Feet per N | /linute) | |
|--|---|----------------------|----------|--|
| Multi-Layer PCB, JEDEC Standard Test Boards 80.8°C/W 73.2°C/W 69.2°C/W | Multi-Layer PCB, JEDEC Standard Test Boards | 0 80.8°C/W | | |

TRANSISTOR COUNT

The transistor count for 9DB202 is: 2471

PACKAGE OUTLINE - G SUFFIX FOR 20 LEAD TSSOP





PACKAGE OUTLINE - F SUFFIX FOR 20 LEAD SSOP

TABLE 6A. PACKAGE DIMENSIONS

| CVMDOL | Millimeters | | |
|--------|-------------|---------|--|
| SYMBOL | Minimum | Maximum | |
| N | | 20 | |
| А | | 1.20 | |
| A1 | 0.05 | 0.15 | |
| A2 | 0.80 | 1.05 | |
| b | 0.19 | 0.30 | |
| С | 0.09 | 0.20 | |
| D | 6.40 | 6.60 | |
| E | 6.40 BASIC | | |
| E1 | 4.30 | 4.50 | |
| е | 0.65 BASIC | | |
| L | 0.45 | 0.75 | |
| α | 0° | 8° | |
| aaa | | 0.10 | |

Reference Document: JEDEC Publication 95, MO-153

TABLE 6B. PACKAGE DIMENSIONS

| SYMBOL | Millimeters | | | |
|--------|-------------|---------|--|--|
| SYMBOL | Minimum | Maximum | | |
| N | 20 | | | |
| A | | 2.0 | | |
| A1 | 0.05 | | | |
| A2 | 1.65 | 1.85 | | |
| b | 0.22 | 0.38 | | |
| С | 0.09 | 0.25 | | |
| D | 6.90 | 7.50 | | |
| E | 7.40 | 8.20 | | |
| E1 | 5.0 | 5.60 | | |
| е | 0.65 BASIC | | | |
| L | 0.55 | 0.95 | | |
| α | 0° | 8° | | |

Reference Document: JEDEC Publication 95, MO-150

TABLE 7. ORDERING INFORMATION

| Part/Order Number | Marking | Package | Shipping Packaging | Temperature |
|-------------------|---------------|---------------------------|--------------------|-------------|
| 9DB202CGLF | ICS9DB202CGL | 20 Lead "Lead-Free" TSSOP | Tube | 0°C to 70°C |
| 9DB202CGLFT | ICS9DB202CGL | 20 Lead "Lead-Free" TSSOP | Tape & Reel | 0°C to 70°C |
| 9DB202CFLF | ICS9DB202CFLF | 20 Lead "Lead-Free" SSOP | Tube | 0°C to 70°C |
| 9DB202CFLFT | ICS9DB202CFLF | 20 Lead "Lead-Free" SSOP | Tape & Reel | 0°C to 70°C |

| REVISION HISTORY SHEET | | | | | |
|------------------------|-------|--------------|---|----------|--|
| Rev | Table | Page | Description of Change | Date | |
| В | T4D | 4 | HCSL Table -adjusted $V_{_{OH}}$ min from 680mV to 610mV and added $V_{_{OH}}$ max. | 12/21/04 | |
| В | T7 | 6 8 11 | Updated HCSL Output Load AC Test Circuit Diagram. Application Information - added <i>Recommendations for Unused Input and Output Pins.</i> Ordering Information Table - added lead-free note. | 3/8/06 | |
| В | T4D | 4 | HCSL DC Characteristics - corrected units for $V_{_{OH}} \& V_{_{OL}}$ from V to mV. | 5/26/06 | |
| В | | 1 | Feature Section - added Input Frequency Range and VCO Range. | 7/14/06 | |
| В | T7 | 11 | Ordering Information - removed leaded devices. Updated data sheet format. | 7/22/15 | |
| В | T7 | 11 | Ordering Information - removed LF note below table. Updated header and footer | 2/9/16 | |
| В | | 1 | Product Discontinuation Notice - Last time buy expires September 7, 2016. PDN N-16-02. | 3/11/16 | |



Corporate Headquarters 6024 Silver Creek Valley Road San Jose, CA 95138 USA www.IDT.com Sales 1-800-345-7015 or 408-284-8200 Fax: 408-284-2775 www.IDT.com/go/sales

Tech Support www.idt.com/go/support

DISCLAIMER Integrated Device Technology, Inc. (IDT) reserves the right to modify the products and/or specifications described herein at any time, without notice, at IDT's sole discretion. Performance specifications and operating parameters of the described products are determined in an independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are trademarks or registered trademarks of IDT and its subsidiaries in the United States and other countries. Other trademarks used herein are the property of IDT or their respective third party owners.

For datasheet type definitions and a glossary of common terms, visit www.idt.com/go/glossary.