

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









DATASHEET

Description

The 9DBU0641 is a member of IDT's 1.5V Ultra-Low-Power (ULP) PCIe family. It has integrated output terminations providing Zo=100 Ω for direct connection to 100 Ω transmission lines. The device has 6 output enables for clock management and 3 selectable SMBus addresses.

Recommended Application

1.5V PCIe Gen1-2-3 Zero Delay/Fanout Buffer (ZDB/FOB)

Output Features

• 6 - 1-167MHz Low-Power (LP) HCSL DIF pairs $w/Zo=100\Omega$


Key Specifications

- DIF cycle-to-cycle jitter <50ps
- DIF output-to-output skew <60ps
- DIF phase jitter is PCIe Gen1-2-3 compliant
- DIF bypass mode additive phase jitter is <300fs rms for PCIe Gen3
- DIF bypass mode additive phase jitter <350fs rms for 12k-20MHz

Features/Benefits

- Direct connection to 100Ω transmission lines; saves 24 resistors compared to standard HCSL outputs
- 46mW typical power consumption in PLL mode; eliminates thermal concerns
- Outputs can optionally be supplied from any voltage between 1.05 and 1.5V; maximum power savings
- Spread Spectrum (SS) compatible; allows SS for EMI reduction
- · OE# pins; support DIF power management
- HCSL-compatible differential input; can be driven by common clock sources
- SMBus-selectable features; optimize signal integrity to application
 - slew rate for each output
 - · differential output amplitude
- Pin/SMBus selectable PLL bandwidth and PLL Bypass; optimze PLL to application
- Outputs blocked until PLL is locked; clean system start-up
- Device contains default configuration; SMBus interface not required for device control
- 3.3V tolerant SMBus interface works with legacy controllers
- Three selectable SMBus addresses; multiple devices can easily share an SMBus segment
- Space saving 40-pin 5x5mm VFQFPN; minimal board space


Block Diagram



1



Pin Configuration



40-VFQFPN, 5mm x 5mm 0.4mm pin pitch

^ prefix indicates internal 120KOhm pull up resistor
^v prefix indicates internal 120KOhm pull up AND pull down resistor (biased to VDD/2)
v prefix indicates internal 120KOhm pull down resistor

SMBus Address Selection Table

	SADR	Address	+ Read/Write bit
State of SADR on first application of	0	1101011	X
CKPWRGD PD#	М	1101100	X
CKFWhGD_FD#	1	1101101	X

Power Management Table

CKPWRGD PD#	CLK IN	SMBus	OEx# Pin	_	IFx	PLL
CKFWHGD_FD#	OLK_IN	OEx bit	OLX# FIII	True O/P	Comp. O/P	PLL
0	X	Х	Х	Low	Low	Off
1	Running	0	Х	Low	Low	On ¹
1	Running	1	0	Running	Running	On ¹
1	Running	1	1	Low	Low	On ¹

^{1.} If Bypass mode is selected, the PLL will be off, and outputs will follow this table.

Power Connections

Pin Number			Description
VDD	VDDIO	GND	Description
			Input
5		41	receiver
			analog
11		8	Digital Power
16, 31	12,17,26,32,	41	DIF outputs,
10, 31	12,17,26,32, 39 41		Logic
25		41	PLL Analog

PLL Operating Mode

		Byte1 [7:6]	Byte1 [4:3]
HiBW_BypM_LoBW#	MODE	Readback	Control
0	PLL Lo BW	00	00
M	Bypass	01	01
1	PLL Hi BW	11	11




Pin Descriptions


1 VSADR_tri LATCHED IN Tri-level latch to select SMBus Address. See SMBus Address. 2 ^vHIBW_BYPM_LOBW# LATCHED IN See PLL Operating Mode Table for Details. 3 FB_DNC DNC True clock of differential feedback. The feedback output are internally on this pin. Do not connect anything to this pin. 4 FB_DNC# DNC Complement clock of differential feedback. The feedback oconnected internally on this pin. Do not connect anything to this pin. 5 VDDR1.5 PWR 1.5V power for differential input clock (receiver). This VDD	nd feedback input are connected butput and feedback input are to this pin.
True clock of differential feedback. The feedback output an internally on this pin. Do not connect anything to this pin. 4 FB_DNC# DNC DNC DNC Complement clock of differential feedback. The feedback output an internally on this pin. Do not connect anything to this pin. Complement clock of differential feedback. The feedback of connected internally on this pin. Do not connect anything to this pin. 5 VDDR1.5	nd feedback input are connected butput and feedback input are to this pin.
3 FB_DNC DNC True clock of differential feedback. The feedback output are internally on this pin. Do not connect anything to this pin. 4 FB_DNC# DNC Complement clock of differential feedback. The feedback of connected internally on this pin. Do not connect anything to this pin. 5 VDDR1.5 DNC True clock of differential feedback. The feedback output are internally on this pin. Do not connect anything to this pin. 1.5V power for differential input clock (receiver). This VDD	output and feedback input are to this pin.
4 FB_DNC# DNC Complement clock of differential feedback. The feedback of connected internally on this pin. Do not connect anything to the connected internal input clock (receiver). This VDD 1.5V power for differential input clock (receiver).	to this pin.
5 VDDR1 5 PWR 1.5V power for differential input clock (receiver). This VDD	
power rail and filtered appropriately.	
6 CLK_IN IN True Input for differential reference clock.	
7 CLK_IN# IN Complementary Input for differential reference clock.	
8 GNDDIG GND Ground pin for digital circuitry	
9 SCLK_3.3 IN Clock pin of SMBus circuitry, 3.3V tolerant.	
10 SDATA_3.3 I/O Data pin for SMBus circuitry, 3.3V tolerant.	
11 VDDDIG1.5 PWR 1.5V digital power (dirty power)	
12 VDDIO PWR Power supply for differential outputs	
Active low input for enabling DIF pair 0. This pin has an inte	ernal pull-down.
13 VOE0# IN 1 = disable outputs, 0 = enable outputs	·
14 DIFO OUT Differential true clock output	
15 DIFO# OUT Differential Complementary clock output	
16 VDD1.5 PWR Power supply, nominally 1.5V	
17 VDDIO PWR Power supply for differential outputs	
18 DIF1 OUT Differential true clock output	
19 DIF1# OUT Differential Complementary clock output	
20 NC N/A No Connection.	
21 VOE1# Active low input for enabling DIF pair 1. This pin has an int 1 = disable outputs, 0 = enable outputs	ternal pull-down.
22 DIF2 OUT Differential true clock output	
23 DIF2# OUT Differential Complementary clock output	
Active low input for enabling DIF pair 2. This pin has an int	tornal null down
	ternai puli-down.
1 = disable outputs, 0 = enable outputs	
25 VDDA1.5 PWR 1.5V power for the PLL core.	
26 VDDIO PWR Power supply for differential outputs	
27 DIF3 OUT Differential true clock output	
28 DIF3# OUT Differential Complementary clock output	
Active low input for enabling DIF pair 3. This pin has an int	ternal pull-down.
29 VOE3# IN 1 = disable outputs, 0 = enable outputs	
30 NC N/A No Connection.	
31 VDD1.5 PWR Power supply, nominally 1.5V	
32 VDDIO PWR Power supply for differential outputs	
33 DIF4 OUT Differential true clock output	
	to made and down
35 vOE4# IN Active low input for enabling DIF pair 4. This pin has an int 1 = disable outputs, 0 = enable outputs	ternai puil-down.
36 DIF5 OUT Differential true clock output	
37 DIF5# OUT Differential Complementary clock output	
Active low input for enabling DIF pair 5. This pin has an int	ternal pull-down.
38 VOE5# IN 1 = disable outputs, 0 = enable outputs	•
39 VDDIO PWR Power supply for differential outputs	
Input notifies device to sample latched inputs and start up of	on first high assertion. Low onters
40 ^CKPWRGD_PD# IN Power Down Mode, subsequent high assertions exit Powe	=
pull-up resistor.	
41 ePAD GND Connect paddle to ground.	



Test Loads



Driving LVDS



Driving LVDS inputs

	,		
	Receiver has Receiver does not		
Component	termination	have termination	Note
R7a, R7b	10K ohm	140 ohm	
R8a, R8b	5.6K ohm	75 ohm	
Cc	0.1 uF	0.1 uF	
Vcm	1.2 volts	1.2 volts	



Absolute Maximum Ratings

Stresses above the ratings listed below can cause permanent damage to the 9DBU0641. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Supply Voltage	VDDx		-0.5		2	V	1,2
Input Voltage	V_{IN}		-0.5		V _{DD} +0.5	V	1,3
Input High Voltage, SMBus	V_{IHSMB}	SMBus clock and data pins			3.3	٧	1
Storage Temperature	Ts		-65		150	°C	1
Junction Temperature	Tj				125	°C	1
Input ESD protection	ESD prot	Human Body Model	2000			V	1

¹Guaranteed by design and characterization, not 100% tested in production.

Electrical Characteristics-Clock Input Parameters

TA = T_{AMB.} Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

711115, 1117		· · ·					
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Input Common Mode Voltage - DIF_IN	V _{COM}	Common Mode Input Voltage	200		725	mV	1
Input Swing - DIF_IN	V _{SWING}	Differential value	300		1450	mV	1
Input Slew Rate - DIF_IN	dv/dt	Measured differentially	0.4		8	V/ns	1,2
Input Leakage Current	I _{IN}	$V_{IN} = V_{DD}$, $V_{IN} = GND$	-5		5	uA	
Input Duty Cycle	d _{tin}	Measurement from differential wavefrom	45	50	55	%	1
Input Jitter - Cycle to Cycle	J_{DIFIn}	Differential Measurement	0		150	ps	1

¹ Guaranteed by design and characterization, not 100% tested in production.

² Operation under these conditions is neither implied nor guaranteed.

³ Not to exceed 2.0V.

² Slew rate measured through +/-75mV window centered around differential zero



Electrical Characteristics–Input/Supply/Common Parameters–Normal Operating Conditions

TA = T_{AMB}; Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

per nonnar e	peration conditions, occ rest Loads for Loading our	uitions				
SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
VDDx	Supply voltage for core and analog	1.425	1.5	1.575	V	
VDDIO	Supply voltage for Low Power HCSL Outputs	0.95	1.05-1.5	1.575	V	
T	Commmercial range	0	25	70	°C	1
AMB	Industrial range	-40	25	85	°C	1
V_{IH}	Single-ended inputs, except SMBus	0.75 V _{DD}		$V_{DD} + 0.3$	V	
V_{IM}	Single-ended tri-level inputs ('_tri' suffix)	$0.4~V_{DD}$		$0.6~V_{DD}$	V	
V_{IL}	Single-ended inputs, except SMBus	-0.3		0.25 V _{DD}	V	
I _{IN}	Single-ended inputs, $V_{IN} = GND$, $V_{IN} = VDD$	-5		5	uA	
	Single-ended inputs	000		200		
I _{INP}		-200		200	uA	
_					∨ ∨ °C °C ∨ ∨ ∨	
						2
	100MHz PLL mode	20	100.00			2
					-	1
		1.5				1
	•	1.5		2.7	_	1,5
C_{OUT}				6	pF	1
T_{STAB}	== ' ' '			1	ms	1,2
f _{MODINPCle}	Allowable Frequency for PCIe Applications (Triangular Modulation)	30		33	kHz	
f _{MODIN}	Allowable Frequency for non-PCIe Applications (Triangular Modulation)	0		66	kHz	
t _{LATOE} #	DIF start after OE# assertion DIF stop after OE# deassertion	1		3	clocks	1,3
t _{DRVPD}	DIF output enable after PD# de-assertion			300	us	1,3
t _F				5	ns	2
t_R	Rise time of single-ended control inputs			5	ns	2
V_{ILSMB}				0.6	V	
V_{IHSMB}	$V_{DDSMB} = 3.3V$, see note 4 for $V_{DDSMB} < 3.3V$	2.1		3.3	V	4
	@ I _{PULLUP}			0.4	V	
I _{PULLUP}	@ V _{OL}	4			mA	
	Bus Voltage	1.425	,	3.3	V	
	(Max VIL - 0.15) to (Min VIH + 0.15)			1000	ns	1
	(Min VIH + 0.15) to (Max VIL - 0.15)			300	ns	1
f _{MAXSMB}	Maximum SMBus operating frequency			400		6
	SYMBOL VDDX VDDIO TAMB VIH VIM VIL IIN Fibyp FipII Lpin CINDIF_IN COUT TSTAB fMODINPCIe fMODINPCIe tpn tlatoe# tDRVPD tF tR VILSMB VOLSMB IPULLUP VDDSMB tRSMB tFSMB	SYMBOL CONDITIONS VDDX Supply voltage for core and analog VDDIO Supply voltage for Low Power HCSL Outputs TAMB Commmercial range Industrial range Industrial range V _{IH} Single-ended inputs, except SMBus V _{IM} Single-ended inputs, except SMBus I _{IN} Single-ended inputs, except SMBus I _{IN} Single-ended inputs, except SMBus I _{INP} V _I = 0 V; Inputs with internal pull-up resistors V _{IN} = 0 V; Inputs with internal pull-up resistors V _I = VDD; Inputs with internal pull-down resistors F _{ibVP} Bypass mode F _{ipII} 100MHz PLL mode L _{pin} Logic Inputs, except DIF_IN C _{IN} Logic Inputs, except DIF_IN C _{IN} DIF_IN differential clock inputs C _{OUT} Output pin capacitance From V _{DD} Power-Up and after input clock stabilization or de-assertion of PD# to 1st clock Allowable Frequency for PCle Applications (Triangular Modulation) Allowable Frequency for non-PCle Applications (Triangular Modulation) I _{DENDED} DIF start after OE# deassertion DIF start after OE# de	VDDX Supply voltage for core and analog 1.425 VDDIO Supply voltage for Low Power HCSL Outputs 0.95 TAMB Commmercial range 0 Industrial range -40 V _{IH} Single-ended inputs, except SMBus 0.75 V _{DD} V _{IM} Single-ended tir-level inputs ("_tri" suffix) 0.4 V _{DD} V _{IM} Single-ended inputs, except SMBus -0.3 I _{IN} Single-ended inputs, V _{IN} = GND, V _{IN} = VDD -5 Single-ended inputs Single-ended inputs -200 V _{IN} = 0 V; Inputs with internal pull-up resistors -200 V _{IN} = VDD; Inputs with internal pull-down resistors -200 F _{IDVD} Bypass mode 1 F _{IDVD} Bypass mode 1 F _{IDVD} Logic Inputs, except DIF_IN 1.5 C _{IN} Logic Inputs, except DIF_IN 1.5 C _{IN} Logic Inputs, except DIF_IN 1.5 C _{IN} Logic Inputs, except DIF_IN 1.5 C _{INDIF, IN} DIF_IN differential clock inputs 1.5 C _{IN} Allowable Frequency <td> SYMBOL</td> <td> VDDX</td> <td> SYMBOL CONDITIONS</td>	SYMBOL	VDDX	SYMBOL CONDITIONS

¹Guaranteed by design and characterization, not 100% tested in production.

²Control input must be monotonic from 20% to 80% of input swing.

³Time from deassertion until outputs are >200 mV

 $^{^{4}}$ For $V_{DDSMB} < 3.3V$, $V_{IHSMB} >= 0.8xV_{DDSMB}$

⁵DIF_IN input

⁶The differential input clock must be running for the SMBus to be active



Electrical Characteristics-DIF Low-Power HCSL Outputs

TA = T_{AMB}; Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

AIVID7 - 1-1- 7	<u> </u>						
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Slew rate	dV/dt	Scope averaging on, fast setting (100MHz)	1	2.4	3.5	V/ns	1,2,3
Siew rate	dV/dt	Scope averaging on, slow setting (100MHz)	0.7	1.7	2.5	V/ns	1,2,3
Slew rate matching	∆dV/dt	Slew rate matching, Scope averaging on		9	20	%	1,2,4
Voltage High	V _{HIGH}	Statistical measurement on single-ended signal using oscilloscope math function. (Scope	630	750	850	mV	7
Voltage Low	V_{LOW}	averaging on)	-150	26	150	1111	7
Max Voltage	Vmax	Measurement on single ended signal using		763	1150	mV	7
Min Voltage	Vmin	absolute value. (Scope averaging off)	-300	22		IIIV	7
Vswing	Vswing	Scope averaging off	300	1448		mV	1,2
Crossing Voltage (abs)	Vcross_abs	Scope averaging off	250	390	550	mV	1,5
Crossing Voltage (var)	Δ-Vcross	Scope averaging off		11	140	mV	1,6

¹Guaranteed by design and characterization, not 100% tested in production.

Electrical Characteristics—Current Consumption

TA = T_{AMB}; Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

MINION I-I- 7		, ,					
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Operating Supply Current	I _{DDA}	VDDA+VDDR, PLL Mode, @100MHz		10.0	15	mA	1
	I _{DD}	VDD, All outputs active @100MHz		4.5	8	mA	1
	I _{DDO}	VDDIO, All outputs active @100MHz		25	31	mA	1
	I _{DDAPD}	VDDA+VDDR, CKPWRGD_PD#=0		0.5	1	mA	1, 2
Powerdown Current	I _{DDPD}	VDDx, CKPWRGD_PD#=0		0.2	0.5	mA	1, 2
	I _{DDOPD}	VDDIO, CKPWRGD_PD#=0		0.0003	0.01	mA	1, 2

¹ Guaranteed by design and characterization, not 100% tested in production.

² Measured from differential waveform

³ Slew rate is measured through the Vswing voltage range centered around differential 0V. This results in a +/-150mV window around differential 0V.

⁴ Matching applies to rising edge rate for Clock and falling edge rate for Clock#. It is measured using a +/-75mV window centered on the average cross point where Clock rising meets Clock# falling. The median cross point is used to calculate the voltage thresholds the oscilloscope is to use for the edge rate calculations.

⁵ Vcross is defined as voltage where Clock = Clock# measured on a component test board and only applies to the differential rising edge (i.e. Clock rising and Clock# falling).

⁶ The total variation of all Vcross measurements in any particular system. Note that this is a subset of Vcross_min/max (Vcross absolute) allowed. The intent is to limit Vcross induced modulation by setting Δ-Vcross to be smaller than Vcross absolute.

⁷ At default SMBus settings.

² Input clock stopped.



Electrical Characteristics-Output Duty Cycle, Jitter, Skew and PLL Characteristics

TA = T_{AMB}; Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

7(1710) 11 7		•					
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
PLL Bandwidth	BW	-3dB point in High BW Mode (100MHz)	2.3	3.6	4.7	MHz	1,5
FLL Balldwidtli	D VV	-3dB point in Low BW Mode (100MHz)	1	1.6	2.5	MHz	1,5
PLL Jitter Peaking	t _{JPEAK}	Peak Pass band Gain (100MHz)		1.3	2.5	dB	1
Duty Cycle	t _{DC}	Measured differentially, PLL Mode	45	50	55	%	1
Duty Cycle Distortion	t _{DCD}	Measured differentially, Bypass Mode @100MHz	-1	-0.6	0	%	1,3
Skow Input to Output	t _{pdBYP}	Bypass Mode, V _T = 50%	3400	4301	5200	ps	1
Skew, Input to Output	t _{pdPLL}	PLL Mode V _T = 50%	0	50	150	ps	1,4
Skew, Output to Output	t _{sk3}	V _T = 50%		37	75	ps	1,4
Jitter, Cycle to cycle	+.	PLL mode		24	50	ps	1,2
Jitter, Cycle to Cycle	t _{jcyc-cyc}	Additive Jitter in Bypass Mode		0.1	25	ps	1,2

¹ Guaranteed by design and characterization, not 100% tested in production.

Electrical Characteristics-Phase Jitter Parameters

 $TA = T_{AMB}$; Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	INDUSTRY LIMIT	UNITS	Notes
PARAMETER		PCIe Gen 1	IVIIIN					
	t _{iphPCleG1}			30	58	86	ps (p-p)	1,2,3,5
	t	PCIe Gen 2 Lo Band 10kHz < f < 1.5MHz		0.9	1.4	3	ps (rms)	1,2,3,5
Phase Jitter, PLL Mode	t _{jphPCleG2}	PCIe Gen 2 High Band 1.5MHz < f < Nyquist (50MHz)		2.1	2.6	3.1	ps (rms)	1,2,3,5
Priase Jiller, PLL Mode	t _{jphPCleG3}	PCIe Gen 3 Common Clock Architecture (PLL BW of 2-4 or 2-5MHz, CDR = 10MHz)		0.5	0.6	1	ps (rms)	1,2,3,5
	t _{jphPCleG3SRn} S	PCIe Gen 3 Separate Reference No Spread (SRnS) (PLL BW of 2-4 or 2-5MHz, CDR = 10MHz)		0.5	0.6	0.7	ps (rms)	1,2,3,5
	t _{jphPCleG1}	PCIe Gen 1		0.1	5	N/A	ps (p-p)	1,2,3,5
		PCIe Gen 2 Lo Band 10kHz < f < 1.5MHz		0.1	0.5	N/A	ps (rms)	1,2,3,4, 5
	t _{jphPCleG2}	PCIe Gen 2 High Band 1.5MHz < f < Nyquist (50MHz)		0.1	0.3	N/A	ps (rms)	1,2,3,4
Additive Phase Jitter, Bypass Mode	t _{jphPCleG3}	PCIe Gen 3 (PLL BW of 2-4 or 2-5MHz, CDR = 10MHz)		0.2	0.3	N/A	ps (rms)	1,2,3,4
Bypass Mode	t _{jph125M0}	125MHz, 1.5MHz to 10MHz, -20dB/decade rollover < 1.5MHz, -40db/decade rolloff > 10MHz		200	300	N/A	fs (rms)	1,6
	t _{jph125M1}	125MHz, 12KHz to 20MHz, -20dB/decade rollover < 1.5MHz, -40db/decade rolloff > 10MHz		313	350	N/A	fs (rms)	1,6

¹Guaranteed by design and characterization, not 100% tested in production.

² Measured from differential waveform

³ Duty cycle distortion is the difference in duty cycle between the output and the input clock when the device is operated in bypass mode.

⁴ All outputs at default slew rate

⁵ The MIN/TYP/MAX values of each BW setting track each other, i.e., Low BW MAX will never occur with Hi BW MIN.

² See http://www.pcisig.com for complete specs

³ Sample size of at least 100K cycles. This figures extrapolates to 108ps pk-pk @ 1M cycles for a BER of 1-12.


⁴ For RMS figures, additive jitter is calculated by solving the following equation: Additive jitter = SQRT[(total jitter)^2 - (input jitter)^2]

⁵ Driven by 9FGU0831 or equivalent

⁶ Rohde&Schartz SMA100



Additive Phase Jitter Plot: 125M (12kHz to 20MHz)





General SMBus Serial Interface Information

How to Write

- · Controller (host) sends a start bit
- · Controller (host) sends the write address
- IDT clock will acknowledge
- Controller (host) sends the beginning byte location = N
- IDT clock will acknowledge
- Controller (host) sends the byte count = X
- IDT clock will acknowledge
- Controller (host) starts sending Byte N through Byte N+X-1
- IDT clock will acknowledge each byte one at a time
- Controller (host) sends a Stop bit

	Index Blo	ock '	Write Operation
Controll	er (Host)		IDT (Slave/Receiver)
Т	starT bit		
Slave A	Address		
WR	WRite		
			ACK
Beginning	g Byte = N		
			ACK
Data Byte	Count = X		
			ACK
Beginnir	ng Byte N		
			ACK
0		×	
0		X Byte	0
0		ie	0
			0
Byte N	+ X - 1		
			ACK
Р	stoP bit		

Note: SMBus Address is Latched on SADR pin.

How to Read

- · Controller (host) will send a start bit
- · Controller (host) sends the write address
- IDT clock will acknowledge
- Controller (host) sends the beginning byte location = N
- IDT clock will acknowledge
- · Controller (host) will send a separate start bit
- · Controller (host) sends the read address
- IDT clock will acknowledge
- IDT clock will send the data byte count = X
- IDT clock sends Byte N+X-1
- IDT clock sends Byte 0 through Byte X (if X_(H) was written to Byte 8)
- · Controller (host) will need to acknowledge each byte
- · Controller (host) will send a not acknowledge bit
- Controller (host) will send a stop bit

	Index Block F	Read O	peration
Cor	ntroller (Host)		IDT (Slave/Receiver)
Т	starT bit		
SI	ave Address		
WR	WRite		
			ACK
Begi	nning Byte = N		
			ACK
RT	Repeat starT		
SI	ave Address		
RD	ReaD		
			ACK
	•		Data Byte Count=X
	ACK		
			Beginning Byte N
	ACK		
		ē	0
	0	X Byte	0
	0	×	0
	0		
			Byte N + X - 1
N	Not acknowledge		
Р	stoP bit		



SMBus Table: Output Enable Register ¹

Byte 0	Name	Control Function Type		0	1	Default
Bit 7	DIF OE5	Output Enable	RW	Low/Low	Enabled	1
Bit 6	DIF OE4	Output Enable	RW	Low/Low	Enabled	1
Bit 5		Reserved				1
Bit 4	DIF OE3	Output Enable	RW	Low/Low	Enabled	1
Bit 3	DIF OE2	Output Enable	RW	Low/Low	Enabled	1
Bit 2	DIF OE1	Output Enable	RW	Low/Low	Enabled	1
Bit 1		Reserved				1
Bit 0	DIF OE0	Output Enable	RW	Low/Low	Enabled	1

^{1.} A low on these bits will overide the OE# pin and force the differential output Low/Low

SMBus Table: PLL Operating Mode and Output Amplitude Control Register

Byte 1	Name	Control Function	Туре	0	1	Default	
Bit 7	PLLMODERB1	PLL Mode Readback Bit 1	R	See PLL Operating Mode Table		Latch	
Bit 6	PLLMODERB0	PLL Mode Readback Bit 0	R	See i LL Opera	ing wode rable	Latch	
Bit 5	PLLMODE SWCNTRL	Enable SW control of PLL	RW	Values in B1[7:6]	Values in B1[4:3]	0	
Dit 3	T ELMODE_SWONTILE	Mode:	1100	set PLL Mode	set PLL Mode	U	
Bit 4	PLLMODE1	PLL Mode Control Bit 1	RW ¹	See PLL Operate	ing Mode Table	0	
Bit 3	PLLMODE0	PLL Mode Control Bit 0	RW ¹	See FLL Opera	ing wode rable	0	
Bit 2		Reserved	•			1	
Bit 1	AMPLITUDE 1	Controls Output Amplitude	RW	00 = 0.55V	01= 0.65V	1	
Bit 0	AMPLITUDE 0	Controls Output Amplitude	RW	10 = 0.7V	11 = 0.8V	0	

^{1.} B1[5] must be set to a 1 for these bits to have any effect on the part.

SMBus Table: DIF Slew Rate Control Register

Byte 2	Name	Control Function	Type	0	1	Default
Bit 7	SLEWRATESEL DIF5	Adjust Slew Rate of DIF5	RW	Slow Setting	Fast Setting	1
Bit 6	SLEWRATESEL DIF4	Adjust Slew Rate of DIF4	RW	Slow Setting	Fast Setting	1
Bit 5		Reserved				1
Bit 4	SLEWRATESEL DIF3	Adjust Slew Rate of DIF3	RW	Slow Setting	Fast Setting	1
Bit 3	SLEWRATESEL DIF2	Adjust Slew Rate of DIF2	RW	Slow Setting	Fast Setting	1
Bit 2	SLEWRATESEL DIF1	Adjust Slew Rate of DIF1	RW	Slow Setting	Fast Setting	1
Bit 1		Reserved				1
Bit 0	SLEWRATESEL DIF0	Adjust Slew Rate of DIF0	RW	Slow Setting	Fast Setting	1

Note: See "Low-Power HCSL Outputs" table for slew rates.

SMBus Table: Frequency Select Control Register

Byte 3	Name	Control Function	Туре	0	1	Default
Bit 7		Reserved				1
Bit 6		Reserved				1
Bit 5		Reserved				0
Bit 4		Reserved				0
Bit 3		Reserved				0
Bit 2		Reserved				1
Bit 1	Reserved					
Bit 0	SLEWRATESEL FB	Adjust Slew Rate of FB	RW	Slow Setting	Fast Setting	1

Byte 4 is Reserved and reads back 'hFF



SMBus Table: Revision and Vendor ID Register

Byte 5	Name	Control Function	Туре	0	1	Default
Bit 7	RID3		R			0
Bit 6	RID2	Revision ID	R	A rev = 0000		0
Bit 5	RID1	TIEWSIOIT ID	Revision ID A rev = 0000	- 0000	0	
Bit 4	RID0		R			0
Bit 3	VID3		R			0
Bit 2	VID2	VENDOR ID	VENDOR ID $\frac{R}{R}$ 0001 = IDT		0001 IDT	
Bit 1	VID1	VENDORID			- ID1	0
Bit 0	VID0		R			1

SMBus Table: Device Type/Device ID


Byte 6	Name	Control Function	Туре	0	1	Default
Bit 7	Device Type1	Device Type	R	00 = FGx, 01 =	DBx ZDB/FOB,	0
Bit 6	Device Type0	Device Type	R	10 = DMx, 1	1= DBx FOB	1
Bit 5	Device ID5		R			0
Bit 4	Device ID4		R			0
Bit 3	Device ID3	Device ID	R	000110 bina	ny or 06 hoy	0
Bit 2	Device ID2	Device iD	R	000110 billa	ry or oo nex	1
Bit 1	Device ID1		R			1
Bit 0	Device ID0		R			0

SMBus Table: Byte Count Register

Byte 7	Name	Control Function	Туре	0	1	Default
Bit 7		Reserved				0
Bit 6		Reserved				0
Bit 5		Reserved				0
Bit 4	BC4		RW			0
Bit 3	BC3		RW	Writing to this regist	er will configure how	1
Bit 2	BC2	Byte Count Programming	RW	many bytes will be i	read back, default is	0
Bit 1	BC1		RW	= 8 b	ytes.	0
Bit 0	BC0		RW			0



Marking Diagrams





Notes:

- 1. "LOT" is the lot sequence number.
- 2. "COO" denotes country of origin.
- 3. YYWW is the last two digits of the year and week that the part was assembled.
- 4. Line 2: truncated part number
- 5. "L" denotes RoHS compliant package.
- 6. "I" denotes industrial temperature range device.


Thermal Characteristics

PARAMETER	SYMBOL	CONDITIONS	PKG	TYP VALUE	UNITS	NOTES
	θ_{JC}	Junction to Case		42	°C/W	1
	θ_{Jb}	Junction to Base		2.4	°C/W	1
Thermal Resistance	θ_{JA0}	Junction to Air, still air	NDG40	39	°C/W	1
Thermal nesistance	θ_{JA1}	Junction to Air, 1 m/s air flow	NDG40	33	°C/W	1
	θ_{JA3}	Junction to Air, 3 m/s air flow		28	°C/W	1
	θ_{JA5}	Junction to Air, 5 m/s air flow		27	°C/W	1

¹ePad soldered to board




Package Outline and Package Dimensions (NDG40) - use EPAD Option P1





Package Outline and Package Dimensions (NDG40) - use EPAD 3.65 mm SQ





Ordering Information

Part / Order Number	Shipping Packaging	Package	Temperature
9DBU0641AKLF	Trays	40-pin VFQFPN	0 to +70° C
9DBU0641AKLFT	Tape and Reel	40-pin VFQFPN	0 to +70° C
9DBU0641AKILF	Trays	40-pin VFQFPN	-40 to +85° C
9DBU0641AKILFT	Tape and Reel	40-pin VFQFPN	-40 to +85° C

[&]quot;LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

Revision History

Rev.	Initiator	Issue Date	Description	Page #
А	RDW	7/15/2014	Updated electrical tables with char data.	Various
			2. Added an additive phase jitter plot.	
			3. Added 12kHz to 20MHz additive phase jitter spec.	
			4. Updated Amplitude control bit descriptions in Byte 1.	
В	RDW	9/19/2014	Updated SMBus Input High/Low parameters conditions, MAX values,	6
			and footnotes.	
С	RDW	4/22/2015	Updated pin out and pin descriptions to show ePad on package	
			connected to ground.	1,5
			2. Minor updates to front page text for family consistency.	
			3. Updated Clock Input Parameters table to be consistent with PCIe	
			Vswing parameter.	

[&]quot;A" is the device revision designator (will not correlate with the datasheet revision).



Corporate Headquarters

6024 Silver Creek Valley Road San Jose, CA 95138 USA Sales

1-800-345-7015 or 408-284-8200

Fax: 408-284-2775 www.IDT.com

Tech Support

email: clocks@idt.com

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Product specification subject to change without notice. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.

Copyright ©2015 Integrated Device Technology, Inc.. All rights reserved.