imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



8-output 1.8V PCIe Gen1-3 Zero-Delay/Fan-out Buffer w/Zo=100ohms

DATASHEET

Description

The 9DBV0841 is a 1.8V member of IDT's full featured PCIe family. It has integrated output terminations providing $Zo=100\Omega$ for direct connection for 100Ω transmission lines. The device has 8 output enables for clock management and 3 selectable SMBus addresses.

Recommended Application

SSD, microServers, WLAN Access points

Output Features


• 8 – 1-200Hz Low-Power (LP) HCSL DIF pairs

Key Specifications

- DIF cycle-to-cycle jitter <50ps
- DIF output-to-output skew <50ps
- DIF additive phase jitter is <100fs rms for PCIe Gen3
- DIF additive phase jitter <300fs rms for 12k-20MHz


Features/Benefits

- LP-HCSL outputs save 32 resistors; minimal board space and BOM cost
- 62mW typical power consumption in PLL mode; eliminates thermal concerns
- Spread Spectrum (SS) compatible; allows use of SS for EMI reduction
- OE# pins; support DIF power management
- HCSL compatible differential input; can be driven by common clock sources
- Programmable Slew rate for each output; allows tuning for various line lengths
- Programmable output amplitude; allows tuning for various application environments
- Pin/software selectable PLL bandwidth and PLL Bypass; minimize phase jitter for each application
- · Outputs blocked until PLL is locked; clean system start-up
- Software selectable 50MHz or 125MHz PLL operation; useful for Ethernet applications
- Configuration can be accomplished with strapping pins; SMBus interface not required for device control
- 3.3V tolerant SMBus interface works with legacy controllers
- Space saving 48-pin 6x6mm VFQFPN; minimal board space
- Selectable SMBus addresses; multiple devices can easily share an SMBus segment



Block Diagram

Pin Configuration



48-pin VFQFPN, 6x6 mm, 0.4mm pitch

- ^v prefix indicates internal 120KOhm pull up AND pull down resistor (biased to VDD/2)
- v prefix indicates internal 120KOhm pull down resistor
- ^ prefix indicates internal 120KOhm pull up resistor

SMBus Address Selection Table

	SADR	Address	+ Read/Write bit
State of SADR on first application of	0	1101011	Х
CKPWRGD PD#	М	1101100	Х
CKPWRGD_PD#	1	1101101	х

Power Management Table

CKPWRGD_PD#	CLK IN	SMBus OEx# Pin		DIF	PLL	
		OEx bit		True O/P	Comp. O/P	FLL
0	Х	Х	Х	Low	Low	Off
1	Running	0	Х	Low	Low	On ¹
1	Running	1	0	Running	Running	On ¹
1	Running	1	1	Low	Low	On ¹

1. If Bypass mode is selected, the PLL will be off, and outputs will be running.

Power Connections

Pin Number			Description
VDD	VDDIO	GND	Description
			Input
5		8	receiver
			analog
12		9	Digital Power
20, 31, 38	, 31, 38 39, 47		DIF outputs
30		29	PLL Analog

Frequency Select Table

	1 2									
FSEL	CLK_IN	DIFx								
Byte3 [4:3]	(MHz)	(MHz)								
00 (Default)	100.00	CLK_IN								
01	50.00	CLK_IN								
10	125.00	CLK_IN								
11	Reserved	Reserved								

PLL Operating Mode

		Byte1 [7:6]	Byte1 [4:3]
HiBW_BypM_LoBW#	MODE	Readback	Control
0	PLL Lo BW	00	00
М	Bypass	01	01
1	PLL Hi BW	11	11


Pin Descriptions

I VSADR_tit LATCHED IN Tri-level latch to select SMBus Address. See SMBus Address Selection Table. 2 vHIBW_BYPM_LOBW# LATCHED IN Trievel input to select High BW, Bypass or Low BW mode. 3 FB_DNC DNC True clock of differential feedback. The feedback output and feedback input are connected internally on this pin. Do not connect anything to this pin. 4 FB_DNC# DNC Complement clock of differential feedback. The feedback output and feedback input are connected internally on this pin. Do not connect anything to this pin. 5 VDDR1.8 PWR 1.8V power for differential input clock (receiver). This VDD should be treated as an Analog power rail and filterential input (receiver). 6 CLK. IN# IN True input for differential reference clock. 7 CLK. IN# IN True input for differential reference clock. 8 GNDR GND Analog Ground pin for digital circuitry. 10 SCLK 3.3 IN Clock pin of SMBus circuitry. 11 SDATA_3.3 I/O Data pin for SMBus circuitry. 3.91 tolerant. 12 VDDDIO PWR Power supply for differential reflexed outputs 1 14	PIN #	PIN NAME	TYPE	DESCRIPTION
IN Investment 2 VvHIBW_BYPM_LOBW IN See PLL Operating Mode Table for Details. 3 FB_DNC DNC The clock of differential feedback. The feedback output and feedback input are connected internally on this pin. Do not connect anything to this pin. 4 FB_DNC# DNC Complement clock of differential feedback. The feedback output and feedback input are connected internally on this pin. Do not connect anything to this pin. 5 VDDR1.8 PWR 1.8V power for differential input clock (receiver). This VDD should be treated as an Analog power rail and litered appropriately. 6 CLK, IN IN Complementary Input for differential input clock (receiver). 9 GNDDR GND GND Analog Grown of pin for digital circuitry. 3.3V tolerant. 11 SDATA_3.3 I/O Data pin for SMBus circuitry. 3.3V tolerant. 12 VDDDIG 18 PWR 1.8V digital power (dirty power) 13 VDDO PWR 1.8V digital power (dirty power) 14 vOE0# IN 1.8V digital power (dirty power) 15 DIF0 OUT Differential feedback output 16 DIF0 OUT Dif				
2 "WHEW_BYPM_LOBW IN See PLL Operating Mode Table for Details. 3 FB_DNC DNC True clock of differential feedback. The feedback output and feedback input are connected internally on this pin. Do not connect anything to this pin. 4 FB_DNC# DNC Complement clock of differential feedback. The feedback output and feedback input are connected internally on this pin. Do not connect anything to this pin. 5 VDDR1.8 PWR 1.8V power for differential reference clock. 6 CLK_IN# IN Complementary input tor differential reference clock. 7 CLK_IN# IN Complementary input tor differential reference clock. 8 GNDR GND Gnalog Ground pin for the differential reference clock. 10 SCLK 3.3 IN Clock pin of SMBus circuitry. 3.3V tolerant. 11 SDATA 3.3 I/O Data pin for SMBus circuitry. 3.3V tolerant. 12 VDDIG1.8 PWR 1.8V digital power (dirty power) 13 VDDI PWR Power supply for differential cuputs 14 vOE0# IN Active low input for enabling DIF pair 0. This pin has an internal pull-down. 1	1	VSADR_tri	IN	In-level latch to select SMBUS Address. See SMBUS Address Selection Table.
Image: See FLC Operating Mode Table for Details. See FLC Operating Mode Table for Details. See FLC Operating Mode Table for Details. FB_DNC# DNC Complement clock of differential feedback. The feedback output and feedback input are connected internally on this pin. Do not connect anything to this pin. VDDR1.8 PWR 1.8V power for differential input clock (receiver). This VDD should be treated as an Analog power rail and filtered appropriately. 6 CLK, IN IN True input for differential input clock (receiver). This VDD should be treated as an Analog gower rail and filtered appropriately. 8 GNDR GND Analog Ground pin for the differential input (receiver) 9 GNDDG GAND Ground pin for digital circuitry. 3.3V tolerant. 11 SDATA 3.3 I/O Data pin for SMBus circuitry. 3.3V tolerant. 12 VDDDIG 1.8 PWR 1.8V digital power (diry power) 13 VDDIO PWR Power supply for differential input (receiver) 14 VOE0# N Active low input for enable outputs 15 DIFO OUT Differential rule clock output 16 DIFO OUT Differential rule clock output 1	0		LATCHED	Trilevel input to select High BW, Bypass or Low BW mode.
3 FB_DNC DNC True clock of differential feedback. The feedback output and feedback input are connected internally on this pin. Do not connect anything to this pin. 4 FB_DNC# DNC Complement clock of differential feedback. The feedback output and feedback input are connected internally on this pin. Do not connect anything to this pin. 5 VDDR1.8 PWR 1.8V power for differential reference clock. 6 CLK.IN IN True input for differential reference clock. 7 CLK_IN# IN Complementary Input for differential input (receiver). 9 GNDDG GNDD Analog Ground pin for the differential input (receiver) 9 GNDDG GND Data pin for SMBus circuitry. 3.3V tolerant. 11 SDATA_3.3 I/O Data pin for SMBus circuitry. 3.3V tolerant. 12 VDDDG18.18 PWR Power supply for differential outputs 14 voE0# IN Active low input for enable outputs 15 DIF0 OUT Differential ince clock output 16 DIF1 OUT Differential complementary clock output 17 voE1# IN Active low	2	VHIBW_BYPM_LOBW#	IN	
E Connected internally on this pin. Do not connect anything to this pin. 4 FB_DNC# DNC Complement clock of differential feedback. The feedback output and feedback input are connected internally on this pin. Do not connect anything to this pin. 5 VDDR1.8 PWR 1.8V power for differential input clock (receiver). This VDD should be treated as an Analog groum pin for the differential reference clock. 7 CLK_IN# IN True input for differential reference clock. 8 GNDR GND Analog Ground pin for the differential input (receiver) 9 GNDGG GND Ground pin for digital circuitry 10 SCLK.3.3 IN Clock pin of SMBus circuitry, 3.3V tolerant. 11 SDATA_3.3 I/O Data pin for SMBus circuitry, 3.3V tolerant. 12 VDDDIG1.8 PWR 1.8V digital power (dirty power) 13 VDDO PWR Power supply for differential outputs 14 vOE0# IN Active low input for enable outputs 15 DIF0 OUT Differential complementary clock output 16 DIF# OUT Differential Complementary clock output <				True clock of differential feedback. The feedback output and feedback input are
4 FB_DNC# DNC Complement clock of differential feedback. The feedback output and feedback input are connected internally on this pin. Do not concet anything to this pin. 5 VDDR1.8 PWR 1.8V power for differential input clock (receiver). This VDD should be treated as an Analog power rail and filtered appropriately. 6 CLK_IN# IN True input for differential reference clock. 7 CLK_IN# IN Complementary Input for differential reference clock. 8 GNDR GND Analog Ground pin for the differential input (receiver) 9 GNDDIG GND Ground pin for digital circuitry. 3.3V tolerant. 11 SDATA.3.3 I/O Data pin for SMBus circuitry. 3.3V tolerant. 12 VDDDIG1.8 PWR Power supply for differential outputs 13 VDDIO PWR Power supply for differential outputs 14 VOE0# IN Active low input for enabling DIF pair 0. This pin has an internal pull-down. 1 edisble outputs, 0 = enable outputs 1 edisble outputs, 0 15 DIF0 OUT Differential complementary clock output 14 vOE0# <t< td=""><td>3</td><td>FB_DINC</td><td>DNC</td><td></td></t<>	3	FB_DINC	DNC	
4 PB_DNC# DNC 5 VDDR1.8 PWR 1.8V power for differential input clock (receiver). This VDD should be treated as an Analog power rail and fibtered appropriately. 6 CLK_IN IN True Input for differential reference clock. 7 CLK_IN# IN Complementary Input for differential reference clock. 8 GNDR GND Analog Ground pin for the differential input (receiver) 9 GNDDIG GND Analog Ground pin for digital circuitry 10 SCLK.3.3 IN Clock pin of SMBus circuitry, 3.3V tolerant. 11 SDATA.3.3 I/O Data pin for SMBus circuitry, 3.3V tolerant. 12 VDDDIG1.8 PWR Power supply for differential outputs 14 vOE0# IN Active low input for enabling DIF pair 0. This pin has an internal pull-down. 1<=disable outputs, 0				
5 VDDR1.8 PWR 1.8V power for differential input clock (receiver). This VDD should be treated as an Analog power rail and filtered appropriately. 6 CLK. IN IN True Input for differential reference clock. 7 CLK. IN# IN Complementary Input for differential reference clock. 8 GNDR GND Analog Ground pin for digital circuitry 9 GNDDIG GND Analog Cound pin for digital circuitry 10 SCLK. 3.3 IN Clock pin of SMBus circuitry. 3.3V tolerant. 11 SDATA.3.3 I/O Data pin for SMBus circuitry. 3.3V tolerant. 12 VDDDIG1.8 PWR Active low input for enabling DIF pair 0. This pin has an internal pull-down. 14 vOE0# IN Active low input for enabling DIF pair 0. This pin has an internal pull-down. 15 DIF0 OUT Differential true clock output 16 DIF0# OUT Differential true clock output 18 DIF1 OUT Differential true clock output 20 VDDIO PWR Power supply for differential outputs 22 GND	4	FB_DNC#	DNC	
S VDLP1.5 PVVH an Analog power rail and filtered appropriately. 6 CLK_IN# IN True Input for differential reference clock. 7 CLK_IN# IN Complementary Input for differential reference clock. 8 GNDR GND Analog Ground pin for the differential reference clock. 8 GNDR GND Analog Ground pin for the differential reference clock. 8 GNDR GND Analog Ground pin for the differential input (receiver) 9 SCLK_3.3 IN Clock pin of SMBus circuitry, 3.3V tolerant. 11 SDDG16.18 PVWR 1.8V digital power (dirty power) 13 VDDIO PWR Power supply for differential outputs 14 vOE0# IN Active low input for enabling DIF pair 0. This pin has an internal pull-down. 1 -disable outputs, 0 = enable outputs 0 15 DIF0 OUT Differential Complementary clock output 16 DIF0 OUT Differential Complementary clock output 17 vOE1# IN Active low input for enabling DIF pair 1. T				
6 CLK_IN IN True Input for differential reference clock. 7 CLK_IN# IN Complementary Input for differential reference clock. 8 GNDR GND Ground pin for digital circuitry. 9 GNDDIG GND Ground pin for digital circuitry. 10 SCLK 3.3 IN Clock pin of SMBus circuitry. 3.3V tolerant. 11 SDATA_3.3 I/O Data pin for SMBus circuitry. 3.3V tolerant. 12 VDDIG1.8 PWR 1.8V digital power (diry power) 13 VDDIO PWR Active low input for enabling DIF pair 0. This pin has an internal pull-down. 14 vOE0# IN Active low input for enabling DIF pair 1. This pin has an internal pull-down. 15 DIF0 OUT Differential true clock output 16 DIF0# OUT Differential true clock output 17 vOE1# IN Active low input for enabling DIF pair 1. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs Enable outputs 18 DIF1 OUT Differential true clock output 19 DIF1# OUT Differential complementar	5	VDDR1.8	PWR	
7 CLK_IN# IN Complementary Input for differential reference clock. 8 GNDR GND Analog Ground pin for differential input (receiver) 9 GNDDIG GND Ground pin for differential input (receiver) 10 SCLK 3.3 IN Clock pin of SMBus circuitry, 3.3V tolerant. 11 SDATA, 3.3 I/O Data pin for SMBus circuitry, 3.3V tolerant. 12 VDDIO PWR Power supply for differential outputs 13 VDDIO PWR Power supply for differential outputs 14 vOE0# IN Active low input for enabling DIF pair 0. This pin has an internal pull-down. 1	6		IN	
8 GNDR GND Analog Ground pin for the differential input (receiver) 9 GNDDIG GND Ground pin for digital circuitry, 3.3V tolerant. 10 SCLK.3.3 IN Clock pin of SMBus circuitry, 3.3V tolerant. 11 SDATA 3.3 I/O Data pin for SMBus circuitry, 3.3V tolerant. 12 VDDIG1.8 PWR 1.8V digital power (dirty power) 13 VDDIO PWR Power supply for differential outputs 14 vOE0# IN Active low input for enabling DIF pair 0. This pin has an internal pull-down. 1 -i adiable outputs, 0 e anable outputs 1 15 DIF0 OUT Differential true clock output 16 DIF4 OUT Differential true clock output 17 vOE1# IN Active low input for enabling DIF pair 1. This pin has an internal pull-down. 1 - disable outputs, 0 e anable outputs 1 18 DIF1 OUT Differential Complementary clock output 19 DIF1# OUT Differential true clock output 20 VDDI0 PWR Power supply for differential outputs				
9 GNDDIG GND Ground pin for digital circuitry 10 SCLK 3.3 IN Clock pin of SMBus circuitry, 3.3V tolerant. 11 SDATA_3.3 I/O Data pin for SMBus circuitry, 3.3V tolerant. 12 VDDIO PWR 1.8V digital power (dirty power) 13 VDDIO PWR Power supply for differential outputs 14 VOE0# IN Active low input for enabling DIP pair 0. This pin has an internal pull-down. 15 DIF0 OUT Differential true clock output 1 =disable outputs, 0 = enable outputs 16 DIF0# OUT Differential complementary clock output 1 16 DIF1 OUT Differential complementary clock output 1 19 DIF1# OUT Differential Complementary clock output 20 20 VDD10 PWR Power supply for differential outputs 22 21 VDD10 PWR Power supply for differential outputs 22 GND GND GND Ground pin. 23 DIF2 OUT Differential Complementary clock output 0 24 <t< td=""><td>-</td><td></td><td></td><td></td></t<>	-			
10 SCLK 3.3 IN Clock pin of SMBus circuitry, 3.3V tolerant. 11 SDATA_3.3 I/O Data pin for SMBus circuitry, 3.3V tolerant. 12 VDDIOG1.8 PWR 1.8V digital power (dity power) 13 VDDIO PWR Power supply for differential outputs 14 VOE0# IN Active low input for enabling DIF pair 0. This pin has an internal pull-down. 1	-			
11 SDATA_3.3 I/O Data pin for SMBus circuitry, 3.3V tolerant. 12 VDDIG1.8 PWR 1.8V digital power (dirty power) 13 VDDIO PWR Power supply for differential outputs 14 vOE0# IN Active low input for enabling DIF pair 0. This pin has an internal pull-down. 15 DIFO OUT Differential true clock output 16 DIFO# OUT Differential true clock output 17 vOE1# IN Active low input for enabling DIF pair 1. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs 0 enable outputs 18 DIF1 OUT Differential true clock output 19 DIF1# OUT Differential Complementary clock output 20 VDDI0 PWR Power supply for differential outputs 22 GND GND Ground pin. 23 DIF2# OUT Differential true clock output 24 DIF2# OUT Differential true clock output 25 vOE2# IN Active low input for enabling DIF pair 2. This pin has an intermal pull-down. <	-			
12 VDDDI011.8 PWR 1.8V digital power (dirty power) 13 VDDI0 PWR Power supply for differential outputs 14 vOE0# IN Active low input for enabling DIF pair 0. This pin has an internal pull-down. 1 = disable outputs, 0 = enable outputs 15 DIF0 OUT Differential true clock output 16 DIF0# OUT Differential true clock output 17 vOE1# IN Active low input for enabling DIF pair 1. This pin has an internal pull-down. 1 = disable outputs, 0 = enable outputs 19 DIF1# OUT Differential true clock output 20 VDD1.8 PWR Power supply for differential routputs 21 VDD10 PWR Power supply for differential outputs 22 GND GND GND GND 31 DIF2 OUT Differential true clock output Differential true clock output 24 DIF2# OUT Differential true clock output Differential true clock output 25 vOE2# IN Active low input for enabling DIF pair 2. This pin has an internal pull-down. 1 = disable outputs, 0 = enable outputs Enable outputs 28				
13 VDDIO PWR Power supply for differential outputs 14 vOE0# IN Active low input for enabling DIF pair 0. This pin has an internal pull-down. 15 DIF0 OUT Differential true clock output 16 DIF0# OUT Differential true clock output 17 vOE1# IN Active low input for enabling DIF pair 1. This pin has an internal pull-down. 1 = disable outputs, 0 = enable outputs 0 = enable outputs 18 DIF1 OUT Differential true clock output 19 DIF1# OUT Differential complementary clock output 20 VDD10 PWR Power supply, nominal 1.8V 21 VDD10 PWR Power supply for differential outputs 22 GND GND Ground pin. 23 DIF2 OUT Differential true clock output 24 DIF3 OUT Differential true clock output 25 vOE2# IN Active low input for enabling DIF pair 2. This pin has an internal pull-down. 1<=disable outputs, 0 = enable outputs				
14 VCEO# IN Active low input for enabling DIF pair 0. This pin has an internal pull-down. 1 = disable outputs, 0 = enable outputs 15 DIFO OUT Differential true clock output 16 DIFO# OUT Differential complementary clock output 17 vOE1# IN Active low input for enabling DIF pair 1. This pin has an internal pull-down. 1 = disable outputs, 0 = enable outputs 18 DIF1 OUT Differential Complementary clock output 20 VDD1.8 PWR Power supply, nominal 1.8V 21 VDDIO PWR Power supply, nominal 1.8V 23 DIF2 OUT Differential true clock output 24 DIF2# OUT Differential complementary clock output 25 vOE2# IN Active low input for enabling DIF pair 2. This pin has an internal pull-down. 1 = disable outputs, 0 = enable outputs 25 vOE2# IN Active low input for enabling DIF pair 3. This pin has an internal pull-down. 1 = disable outputs, 0 = enable outputs 26 DIF3 OUT Differential Complementary clock output 27 DIF3# OUT Differential true clock output 28 VOE3# IN Active low input for enabling DIF pair 3. This pin has an internal pull-down. 1 = disable outputs, 0 = enable outputs 29 <td< td=""><td></td><td></td><td></td><td></td></td<>				
14 VOEO# IN 1 =disable outputs, 0 = enable outputs 15 DIFO OUT Differential true clock output 16 DIFO# OUT Differential Complementary clock output 17 vOE1# IN Active low input for enabling DIF pair 1. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs 18 DIF1 OUT Differential true clock output 19 DIF1# OUT Differential complementary clock output 20 VDD1.8 PWR Power supply, nominal 1.8V 21 VDIO PWR Power supply, nominal 1.8V 22 GND GND Ground pin. 23 DIF2# OUT Differential Complementary clock output 24 DIF2# OUT Differential Complementary clock output 25 vOE2# IN Active low input for enabling DIF pair 2. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs 0 Thifferential Complementary clock output 26 DIF3 OUT Differential Complementary clock output 28 vOE3# IN Active low input for enabling DIF pair 3. This pin has an int	10			
15 DIF0 OUT Differential true clock output 16 DIF0# OUT Differential Complementary clock output 17 VOE1# IN Active low input for enabling DIF pair 1. This pin has an internal pull-down. 18 DIF1 OUT Differential true clock outputs. 0 = enable outputs. 18 DIF1# OUT Differential complementary clock output 20 VDD1A PWR Power supply, nominal 1.8V 21 VDDIO PWR Power supply for differential outputs 22 GND GND Ground pin. 23 DIF2 OUT Differential true clock output 24 DIF2# OUT Differential complementary clock output 25 vOE2# IN Active low input for enabling DIF pair 2. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs 0 = enable outputs 0 = enable outputs 26 DIF3 OUT Differential complementary clock output 27 DIF3# OUT Differential Complementary clock output 28 vOE3# IN Active low input for enabling DIF pair 3. This pin has an internal	14	vOE0#	IN	
16 DIF0# OUT Differential Complementary clock output 17 VOE1# IN Active low input for enabling DIF pair 1. This pin has an internal pull-down. 1 = disable outputs, 0 = enable outputs 18 DIF1 OUT Differential true clock output 19 DIF1# OUT Differential Complementary clock output 20 VDD1.8 PWR Power supply, nominal 1.8V 21 VDDIO PWR Power supply for differential outputs 22 GND GND Ground pin. 23 DIF2 OUT Differential true clock output 24 DIF2# OUT Differential Complementary clock output 25 vOE2# IN Active low input for enabling DIF pair 2. This pin has an internal pull-down. 1 = disable outputs, 0 = enable outputs 26 DIF3 OUT Differential Complementary clock output 27 DIF3# OUT Differential Complementary clock output 28 vOE3# IN Active low input for enabling DIF pair 3. This pin has an internal pull-down. 1 = disable outputs, 0 = enable outputs 29 GNDA GND Ground pin for the PLL core. 31 VDDIO PWR Power supply for differential outputs 32 DIF4 OUT Differential true clock	15	DIEO	OUT	
17vOE1#INActive low input for enabling DIF pair 1. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs18DIF1OUTDifferential true clock output19DIF1#OUTDifferential complementary clock output20VDD1.8PWRPower supply, nominal 1.8V21VDDIOPWRPower supply for differential outputs22GNDGNDGround pin.23DIF2OUTDifferential complementary clock output24DIF2#OUTDifferential complementary clock output25vOE2#INActive low input for enabling DIF pair 2. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs26DIF3OUTDifferential true clock output27DIF3#OUTDifferential Complementary clock output28vOE3#INActive low input for enabling DIF pair 3. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs29GNDAGNDGround pin for the PLL core.30VDDA1.8PWR1.8V power for the PLL core.31VDIOPWRPower supply for differential outputs32DIF4OUTDifferential Complementary clock output34vOE4#INActive low input for enabling DIF pair 4. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs35DIF5OUTDifferential complementary clock output36DIF4#OUTDifferential complementary clock output36				
17 VOE 1# IN 1 =disable outputs, 0 = enable outputs 18 DIF1 OUT Differential true clock output 19 DIF1# OUT Differential Complementary clock output 20 VDD1.8 PWR Power supply, nominal 1.8V 21 VDDIO PWR Power supply for differential outputs 22 GND GND Ground pin. 23 DIF2 OUT Differential complementary clock output 24 DIF2# OUT Differential complementary clock output 25 vOE2# IN Active low input for enabling DIF pair 2. This pin has an internal pull-down. 1 -disable outputs, 0 = enable outputs 0 26 DIF3 OUT Differential Complementary clock output 27 DIF3# OUT Differential Complementary clock output 28 vOE3# IN Active low input for enabling DIF pair 3. This pin has an internal pull-down. 1 -disable outputs, 0 = enable outputs 9 9 30 VDDA1.8 PWR 1.8V power for the PLL core. 31 VDDIO PWR Power				
18 DIF1 OUT Differential true clock output 19 DIF1# OUT Differential Complementary clock output 20 VDD1.8 PWR Power supply, nominal 1.8V 21 VDDIO PWR Power supply for differential outputs 22 GND GND Ground pin. 23 DIF2 OUT Differential true clock output 24 DIF2# OUT Differential Complementary clock output 25 vOE2# IN Active low input for enabling DIF pair 2. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs 0 Edisable outputs, 0 = enable outputs 26 DIF3 OUT Differential Complementary clock output 27 DIF3# OUT Differential Complementary clock output 28 vOE3# IN Active low input for enabling DIF pair 3. This pin has an internal pull-down. 1<=disable outputs, 0 = enable outputs	17	vOE1#	IN	
19DIF1#OUTDifferential Complementary clock output20VDD1.8PWRPower supply, nominal 1.8V21VDDIOPWRPower supply for differential outputs22GNDGNDGround pin.23DIF2OUTDifferential true clock output24DIF2#OUTDifferential Complementary clock output25vOE2#INActive low input for enabling DIF pair 2. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs26DIF3OUTDifferential Complementary clock output27DIF3#OUTDifferential Complementary clock output28vOE3#INActive low input for enabling DIF pair 3. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs29GNDAGNDGround pin for the PLL core.30VDDA1.8PWR1.8V power for the PLL core.31VDDIOPWRPower supply for differential outputs32DIF4OUTDifferential Complementary clock output33DIF4#OUTDifferential Complementary clock output34vOE4#INActive low input for enabling DIF pair 4. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs35DIF5OUTDifferential Complementary clock output36DIF5#OUTDifferential true clock output37vOE5#INActive low input for enabling DIF pair 5. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs	18	DIF1	ОЛТ	
20 VDD1.8 PWR Power supply, nominal 1.8V 21 VDDIO PWR Power supply for differential outputs 22 GND GND Ground pin. 23 DIF2 OUT Differential rue clock output 24 DIF2# OUT Differential Complementary clock output 25 v0E2# IN Active low input for enabling DIF pair 2. This pin has an internal pull-down. 26 DIF3 OUT Differential true clock output 27 DIF3# OUT Differential Complementary clock output 28 v0E3# IN Active low input for enabling DIF pair 3. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs 0 1 29 GNDA GND Ground pin for the PLL core. 30 VDDA1.8 PWR Power supply for differential outputs 32 DIF4 OUT Differential Complementary clock output 33 DIF4 OUT Differential Complementary clock output 34 vOE4# IN Active low input for enabling DIF pair 4. This pin has an internal pull-down. 35				
21 VDDIO PWR Power supply for differential outputs 22 GND GND Ground pin. 23 DIF2 OUT Differential true clock output 24 DIF2# OUT Differential Complementary clock output 25 vOE2# IN Active low input for enabling DIF pair 2. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs 26 DIF3 OUT Differential Complementary clock output 27 DIF3# OUT Differential Complementary clock output 28 vOE3# IN Active low input for enabling DIF pair 3. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs 29 GNDA GND Ground pin for the PLL core. 30 VDDA1.8 PWR 1.8V power for the PLL core. 31 VDDIO PWR Power supply for differential outputs 32 DIF4 OUT Differential Complementary clock output 33 DIF5 OUT Differential Complementary clock output 34 vOE4# IN Active low input for enabling DIF pair 4. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs				
22GNDGNDGround pin.23DIF2OUTDifferential true clock output24DIF2#OUTDifferential Complementary clock output25vOE2#INActive low input for enabling DIF pair 2. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs26DIF3OUTDifferential true clock output27DIF3#OUTDifferential Complementary clock output28vOE3#INActive low input for enabling DIF pair 3. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs29GNDAGNDGround pin for the PLL core.30VDDA1.8PWR1.8V power for the PLL core.31VDDIOPWRPower supply for differential outputs32DIF4OUTDifferential Complementary clock output33DIF4#OUTDifferential Complementary clock output34vOE4#INActive low input for enabling DIF pair 4. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs35DIF5OUTDifferential Complementary clock output36DIF5#OUTDifferential true clock output37vOE5#INActive low input for enabling DIF pair 5. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs	-			
23DIF2OUTDifferential true clock output24DIF2#OUTDifferential Complementary clock output25vOE2#INActive low input for enabling DIF pair 2. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs26DIF3OUTDifferential true clock output27DIF3#OUTDifferential Complementary clock output28vOE3#INActive low input for enabling DIF pair 3. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs29GNDAGNDGround pin for the PLL core.30VDDA1.8PWR1.8V power for the PLL core.31VDDIOPWRPower supply for differential outputs32DIF4OUTDifferential true clock output33DIF4#OUTDifferential Complementary clock output34vOE4#INActive low input for enabling DIF pair 4. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs35DIF5OUTDifferential true clock output36DIF5#OUTDifferential true clock output37vOE5#INActive low input for enabling DIF pair 5. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs				
24DIF2#OUTDifferential Complementary clock output25vOE2#INActive low input for enabling DIF pair 2. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs26DIF3OUTDifferential true clock output27DIF3#OUTDifferential Complementary clock output28vOE3#INActive low input for enabling DIF pair 3. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs29GNDAGNDGround pin for the PLL core.30VDDA1.8PWR1.8V power for the PLL core.31VDDIOPWRPower supply for differential outputs32DIF4OUTDifferential true clock output33DIF4#OUTDifferential true clock output34vOE4#INActive low input for enabling DIF pair 4. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs35DIF5OUTDifferential true clock output36DIF5#OUTDifferential true clock output37vOE5#INActive low input for enabling DIF pair 5. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs				
25vOE2#INActive low input for enabling DIF pair 2. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs26DIF3OUTDifferential true clock output27DIF3#OUTDifferential Complementary clock output28vOE3#INActive low input for enabling DIF pair 3. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs29GNDAGNDGround pin for the PLL core.30VDDA1.8PWR1.8V power for the PLL core.31VDIOPWRPower supply for differential outputs32DIF4OUTDifferential Complementary clock output33DIF4#OUTDifferential Complementary clock output34vOE4#INActive low input for enabling DIF pair 4. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs35DIF5OUTDifferential Complementary clock output36DIF5#OUTDifferential true clock output37vOE5#INActive low input for enabling DIF pair 5. This pin has an internal pull-down. 				
25VOE2#IN1 =disable outputs, 0 = enable outputs26DIF3OUTDifferential true clock output27DIF3#OUTDifferential Complementary clock output28vOE3#INActive low input for enabling DIF pair 3. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs29GNDAGNDGround pin for the PLL core.30VDDA1.8PWR1.8V power for the PLL core.31VDDIOPWRPower supply for differential outputs32DIF4OUTDifferential true clock output33DIF4#OUTDifferential Complementary clock output34vOE4#INActive low input for enabling DIF pair 4. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs35DIF5OUTDifferential true clock output36DIF5#OUTDifferential Complementary clock output37vOE5#INActive low input for enabling DIF pair 5. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs				
26DIF3OUTDifferential true clock output27DIF3#OUTDifferential Complementary clock output28vOE3#INActive low input for enabling DIF pair 3. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs29GNDAGNDGround pin for the PLL core.30VDDA1.8PWR1.8V power for the PLL core.31VDDIOPWRPower supply for differential outputs32DIF4OUTDifferential true clock output33DIF4#OUTDifferential Complementary clock output34vOE4#INActive low input for enabling DIF pair 4. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs35DIF5OUTDifferential true clock output36DIF5#OUTDifferential true clock output37vOE5#INActive low input for enabling DIF pair 5. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs	25	vOE2#	IN	
27DIF3#OUTDifferential Complementary clock output28vOE3#INActive low input for enabling DIF pair 3. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs29GNDAGNDGround pin for the PLL core.30VDDA1.8PWR1.8V power for the PLL core.31VDDIOPWRPower supply for differential outputs32DIF4OUTDifferential true clock output33DIF4#OUTDifferential Complementary clock output34vOE4#INActive low input for enabling DIF pair 4. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs35DIF5OUTDifferential true clock output36DIF5#OUTDifferential Complementary clock output37vOE5#INActive low input for enabling DIF pair 5. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs	26	DIF3	OUT	
28vOE3#INActive low input for enabling DIF pair 3. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs29GNDAGNDGround pin for the PLL core.30VDDA1.8PWR1.8V power for the PLL core.31VDDIOPWRPower supply for differential outputs32DIF4OUTDifferential true clock output33DIF4#OUTDifferential Complementary clock output34vOE4#INActive low input for enabling DIF pair 4. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs35DIF5OUTDifferential true clock output36DIF5#OUTDifferential Complementary clock output37vOE5#INActive low input for enabling DIF pair 5. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs	-			
28VOE3#IN1 =disable outputs, 0 = enable outputs29GNDAGNDGround pin for the PLL core.30VDDA1.8PWR1.8V power for the PLL core.31VDDIOPWRPower supply for differential outputs32DIF4OUTDifferential true clock output33DIF4#OUTDifferential Complementary clock output34vOE4#INActive low input for enabling DIF pair 4. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs35DIF5OUTDifferential true clock output36DIF5#OUTDifferential Complementary clock output37vOE5#INActive low input for enabling DIF pair 5. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs				
29GNDAGNDGround pin for the PLL core.30VDDA1.8PWR1.8V power for the PLL core.31VDDIOPWRPower supply for differential outputs32DIF4OUTDifferential true clock output33DIF4#OUTDifferential Complementary clock output34vOE4#INActive low input for enabling DIF pair 4. This pin has an internal pull-down.35DIF5OUTDifferential true clock output36DIF5#OUTDifferential Complementary clock output37vOE5#ININActive low input for enabling DIF pair 5. This pin has an internal pull-down.1 = disable outputs, 0 = enable outputs	28	vOE3#	IN	
30 VDDA1.8 PWR 1.8V power for the PLL core. 31 VDDIO PWR Power supply for differential outputs 32 DIF4 OUT Differential true clock output 33 DIF4# OUT Differential Complementary clock output 34 vOE4# IN Active low input for enabling DIF pair 4. This pin has an internal pull-down. 35 DIF5 OUT Differential true clock output 36 DIF5# OUT Differential Complementary clock output 37 vOE5# IN Active low input for enabling DIF pair 5. This pin has an internal pull-down.	29	GNDA	GND	
31 VDDIO PWR Power supply for differential outputs 32 DIF4 OUT Differential true clock output 33 DIF4# OUT Differential Complementary clock output 34 vOE4# IN Active low input for enabling DIF pair 4. This pin has an internal pull-down. 1 = disable outputs, 0 = enable outputs 35 DIF5 OUT Differential true clock output 36 DIF5# OUT Differential Complementary clock output 37 vOE5# IN Active low input for enabling DIF pair 5. This pin has an internal pull-down. 1 = disable outputs, 0 = enable outputs				
32 DIF4 OUT Differential true clock output 33 DIF4# OUT Differential Complementary clock output 34 vOE4# IN Active low input for enabling DIF pair 4. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs 35 DIF5 OUT Differential true clock output 36 DIF5# OUT Differential Complementary clock output 37 vOE5# IN Active low input for enabling DIF pair 5. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs				
33DIF4#OUTDifferential Complementary clock output34vOE4#INActive low input for enabling DIF pair 4. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs35DIF5OUTDifferential true clock output36DIF5#OUTDifferential Complementary clock output37vOE5#INActive low input for enabling DIF pair 5. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs	-			
34 vOE4# IN Active low input for enabling DIF pair 4. This pin has an internal pull-down. 1 = disable outputs, 0 = enable outputs 35 DIF5 OUT Differential true clock output 36 DIF5# OUT Differential Complementary clock output 37 vOE5# IN Active low input for enabling DIF pair 5. This pin has an internal pull-down. 1 = disable outputs, 0 = enable outputs				
34 VOE4# IN 1 =disable outputs, 0 = enable outputs 35 DIF5 OUT Differential true clock output 36 DIF5# OUT Differential Complementary clock output 37 vOE5# IN Active low input for enabling DIF pair 5. This pin has an internal pull-down. 1 = disable outputs, 0 = enable outputs				
35 DIF5 OUT Differential true clock output 36 DIF5# OUT Differential Complementary clock output 37 vOE5# IN Active low input for enabling DIF pair 5. This pin has an internal pull-down. 1 = disable outputs, 0 = enable outputs	34	VOE4#	IN	
36 DIF5# OUT Differential Complementary clock output 37 vOE5# IN Active low input for enabling DIF pair 5. This pin has an internal pull-down. 1 = disable outputs, 0 = enable outputs	35	DIF5	OUT	
37 vOE5# IN Active low input for enabling DIF pair 5. This pin has an internal pull-down. 1 = disable outputs, 0 = enable outputs				
1 =disable outputs, 0 = enable outputs	-			
	37	VOE5#	IN	
	38	VDD1.8	PWR	

PIN #	PIN NAME	TYPE	DESCRIPTION					
39	VDDIO	PWR	Power supply for differential outputs					
40	GND	GND	Ground pin.					
41	DIF6	OUT	Differential true clock output					
42	DIF6#	OUT	Differential Complementary clock output					
43	vOE6#	IN	Active low input for enabling DIF pair 6. This pin has an internal pull-down.					
43	VOE0#		1 =disable outputs, 0 = enable outputs					
44	DIF7	OUT	Differential true clock output					
45	DIF7#	OUT	Differential Complementary clock output					
46	vOE7#	IN	Active low input for enabling DIF pair 7. This pin has an internal pull-down.					
40	VUE/#	IIN	1 =disable outputs, 0 = enable outputs					
47	VDDIO	PWR	Power supply for differential outputs					
			Input notifies device to sample latched inputs and start up on first high					
48	^CKPWRGD_PD#	IN	assertion. Low enters Power Down Mode, subsequent high assertions exit					
			Power Down Mode. This pin has internal pull-up resistor.					
49	epad	GND	Connect epad to ground					

Pin Descriptions (cont.)

Test Loads



L = 5 inches

Alternate Terminations

The 9DBV family can easily drive LVPECL, LVDS, and CML logic. See <u>"AN-891 Driving LVPECL, LVDS, and CML Logic with IDT's "Universal" Low-Power HCSL Outputs</u>" for details.

Absolute Maximum Ratings

Stresses above the ratings listed below can cause permanent damage to the 9DBV0841. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
1.8V Supply Voltage	VDDxx	Applies to VDD, VDDA and VDDIO	-0.5		2.5	V	1,2
Input Voltage	V _{IN}		-0.5		V_{DD} +0.5V	V	1, 3
Input High Voltage, SMBus	VIHSMB	SMBus clock and data pins			3.6V	V	1
Storage Temperature	Ts		-65		150	°C	1
Junction Temperature	Tj				125	°C	1
Input ESD protection	ESD prot	Human Body Model	2000			V	1

¹Guaranteed by design and characterization, not 100% tested in production.

² Operation under these conditions is neither implied nor guaranteed.

³ Not to exceed 2.5V.

Electrical Characteristics–Clock Input Parameters

TA = T_{AMB}, Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	МАХ	UNITS	NOTES
Input Common Mode Voltage - DIF_IN	V _{COM}	Common Mode Input Voltage	150		1000	mV	1
Input Swing - DIF_IN	V _{SWING}	Differential value	300			mV	1
Input Slew Rate - DIF_IN	dv/dt	Measured differentially	0.4		8	V/ns	1,2
Input Leakage Current	I _{IN}	$V_{IN} = V_{DD}$, $V_{IN} = GND$	-5		5	uA	
Input Duty Cycle	d _{tin}	Measurement from differential wavefrom	45		55	%	1
Input Jitter - Cycle to Cycle	J _{DIFIn}	Differential Measurement	0		125	ps	1

¹ Guaranteed by design and characterization, not 100% tested in production.

²Slew rate measured through +/-75mV window centered around differential zero

Electrical Characteristics–Input/Supply/Common Parameters–Normal Operating Conditions

TA = T_{AMB}, Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

$TA = T_{AMB}$, Supply Voltages	per normai c	peration conditions, See Test Loads for Loading Con	uilions			-	1
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Supply Voltage	VDDx	Supply voltage for core and analog	1.7	1.8	1.9	V	
Output Supply Voltage	VDDIO	Supply voltage for Low Power HCSL Outputs	0.9975	1.05	1.9	V	
Ambient Operating	т	Commmercial range	0	25	70	°C	
Temperature	T _{AMB}	Industrial range	-40	25	85	°C	
Input High Voltage	V _{IH}	Single-ended inputs, except SMBus	$0.75 V_{DD}$		$V_{DD} + 0.3$	V	
Input Mid Voltage	VIM	Single-ended tri-level inputs ('_tri' suffix)	$0.4 V_{DD}$		0.6 V _{DD}	V	
Input Low Voltage	V _{IL}	Single-ended inputs, except SMBus	-0.3		$0.25 V_{DD}$	V	
	I _{IN}	Single-ended inputs, $V_{IN} = GND$, $V_{IN} = VDD$	-5		5	uA	
Input Current	I _{INP}	Single-ended inputs $V_{IN} = 0 V$; Inputs with internal pull-up resistors $V_{IN} = VDD$; Inputs with internal pull-down resistors	-200		200	uA	
	F _{ibyp}	Bypass mode	1		200	MHz	2
Innut Exercises of	F _{ipll}	100MHz PLL mode	60	100.00	140	MHz	2
Input Frequency	F _{ipll}	125MHz PLL mode	75	125.00	175	MHz	2
	F _{ipll}	50MHz PLL mode	30	50.00	65	MHz	2
Pin Inductance	L _{pin}				7	nH	1
	CIN	Logic Inputs, except DIF_IN	1.5		5	pF	1
Capacitance	C _{INDIF_IN}	DIF_IN differential clock inputs	1.5		2.7	pF	1,5
	COUT	Output pin capacitance			6	pF	1
Clk Stabilization	T _{STAB}	From V_{DD} Power-Up and after input clock stabilization or de-assertion of PD# to 1st clock		0.6	1	ms	1,2
Input SS Modulation Frequency PCIe	f _{MODINPCIe}	Allowable Frequency for PCIe Applications (Triangular Modulation)	30		33	kHz	
Input SS Modulation Frequency non-PCIe	f _{MODIN}	Allowable Frequency for non-PCIe Applications (Triangular Modulation)	0		66	kHz	
OE# Latency	t _{LATOE} #	DIF start after OE# assertion DIF stop after OE# deassertion	1		3	clocks	1,3
Tdrive_PD#	t _{DRVPD}	DIF output enable after PD# de-assertion			300	us	1,3
Tfall	t _F	Fall time of single-ended control inputs			5	ns	2
Trise	t _R	Rise time of single-ended control inputs				ns	2
SMBus Input Low Voltage	VILSMB	V_{DDSMB} = 3.3V, see note 4 for V_{DDSMB} < 3.3V			0.6	V	
SMBus Input High Voltage	VIHSMB	V_{DDSMB} = 3.3V, see note 5 for V_{DDSMB} < 3.3V	2.1		3.6	V	4
SMBus Output Low Voltage	VOLSMB	@ I _{PULLUP}			0.4	V	
SMBus Sink Current	I _{PULLUP}	@ V _{OL}	4			mA	
Nominal Bus Voltage	V _{DDSMB}	Bus Voltage	1.7		3.6	V	
SCLK/SDATA Rise Time	t _{RSMB}	(Max VIL - 0.15) to (Min VIH + 0.15)			1000	ns	1
SCLK/SDATA Fall Time	t _{FSMB}	(Min VIH + 0.15) to (Max VIL - 0.15)			300	ns	1
SMBus Operating Frequency	f _{MAXSMB}	Maximum SMBus operating frequency			400	kHz	6

¹Guaranteed by design and characterization, not 100% tested in production.

 $^2\mbox{Control}$ input must be monotonic from 20% to 80% of input swing.

³Time from deassertion until outputs are >200 mV

 4 For V_{DDSMB} < 3.3V, V_{IHSMB} >= 0.8 x V_{DDSMB}

⁵DIF_IN input

⁶The differential input clock must be running for the SMBus to be active

6

Electrical Characteristics–Low Power HCSL Outputs

TA = T_{AMB}, Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Slew rate	dV/dt	Scope averaging on, fast setting	1.7	2.8	4	V/ns	1,2,3
Siew fale	dV/dt	Scope averaging on, slow setting	1.1	2.1	3.2	V/ns	1,2,3
Slew rate matching	∆dV/dt	Slew rate matching, Scope averaging on		6.2	20	%	1,2,4
Voltage High	V _{HIGH}	Statistical measurement on single-ended signal using oscilloscope math function. (Scope	660	789	850	mV	7
Voltage Low	V _{LOW}	averaging on)	-150	38	150	mv	7
Max Voltage	Vmax	Measurement on single ended signal using		803	1150	mV	7
Min Voltage	Vmin	absolute value. (Scope averaging off)	-300	15			7
Crossing Voltage (abs)	Vcross_abs	Scope averaging off	250	417	550	mV	1,5
Crossing Voltage (var)	∆-Vcross	Scope averaging off		13	140	mV	1,6

¹Guaranteed by design and characterization, not 100% tested in production.

² Measured from differential waveform

³ Slew rate is measured through the Vswing voltage range centered around differential 0V. This results in a +/-150mV window around differential 0V.

⁴ Matching applies to rising edge rate for Clock and falling edge rate for Clock#. It is measured using a +/-75mV window centered on the average cross point where Clock rising meets Clock# falling. The median cross point is used to calculate the voltage thresholds the oscilloscope is to use for the edge rate calculations.

⁵ Vcross is defined as voltage where Clock = Clock# measured on a component test board and only applies to the differential rising edge (i.e. Clock rising and Clock# falling).

⁶ The total variation of all Vcross measurements in any particular system. Note that this is a subset of Vcross_min/max (Vcross absolute) allowed. The intent is to limit Vcross induced modulation by setting Δ-Vcross to be smaller than Vcross absolute.

⁷ At default SMBus settings.

Electrical Characteristics–Current Consumption

 $TA = T_{AMB}$, Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
	I _{DDA}	VDDA+VDDR, PLL Mode, @100MHz		10.6	15	mA	1
Operating Supply Current	I _{DD}	VDD, All outputs active @100MHz		6.1	10	mA	1
	I _{DDO}	VDDO, All outputs active @100MHz		30.7	35	mA	1
	I _{DDAPD}	VDDA+VDDR, PLL Mode, @100MHz		0.58	1	mA	1, 2
Powerdown Current	I _{DDPD}	VDD, Outputs Low/Low		0.81	2	mA	1, 2
	I _{DDOPD}	VDDO,Outputs Low/Low		0.00	0.01	mA	1, 2

¹ Guaranteed by design and characterization, not 100% tested in production.

² Input clock stopped.

Electrical Characteristics–Output Duty Cycle, Jitter, Skew and PLL Characteristics

TA = T_{AMB}, Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
PLL Bandwidth	BW -3dB point in High BW Mode		2	2.7	4	MHz	1,5
FLL Bandwidth	DVV	-3dB point in Low BW Mode	-3dB point in High BW Mode22.74MHz-3dB point in Low BW Mode11.42MHz-3dB point in Low BW Mode11.42MHzPeak Pass band Gain1.12dBMeasured differentially, PLL Mode4550.155%ed differentially, Bypass Mode @ 100MHz-10.031%Bypass Mode, V _T = 50%280036254500psPLL Mode V _T = 50%-100-4100ps	MHz	1,5		
PLL Jitter Peaking	t _{JPEAK}	Peak Pass band Gain		1.1	2	dB	1
Duty Cycle	t _{DC}	Measured differentially, PLL Mode	45	50.1	55	%	1
Duty Cycle Distortion	t _{DCD}	Measured differentially, Bypass Mode @100MHz	-1	0.03	1	%	1,3
Olympic Impictule Outpict	t _{pdBYP}	Bypass Mode, V _T = 50%	2800	3625	4500	ps	1
Skew, Input to Output	t _{pdPLL}	PLL Mode V _T = 50%	-100	-4	100	ps	1,4
Skew, Output to Output	t _{sk3}			ps	1,4		
Jitter, Cycle to cycle	+	PLL mode		14	50	ps	1,2
	t _{jcyc-cyc}	Additive Jitter in Bypass Mode	PLL Mode 45 50.1 55 % Mode @ 100MHz -1 0.03 1 % 50% 2800 3625 4500 ps 0% -100 -4 100 ps 39 50 ps 14 50 ps	1,2			

¹ Guaranteed by design and characterization, not 100% tested in production.

² Measured from differential waveform

³ Duty cycle distortion is the difference in duty cycle between the output and the input clock when the device is operated in bypass mode.

⁴ All outputs at default slew rate

⁵ The MIN/TYP/MAX values of each BW setting track each other, i.e., Low BW MAX will never occur with Hi BW MIN.

Electrical Characteristics–Phase Jitter Parameters

 $TA = T_{AMB}$, Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

						INDUSTRY		
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	LIMIT	UNITS	Notes
	t _{jphPCleG1}	PCIe Gen 1		24	32	86	ps (p-p)	1,2,3, 5
		PCIe Gen 2 Lo Band 10kHz < f < 1.5MHz		0.5	0.8	3	ps (rms)	1,2,3, 5
PARAMETER Phase Jitter, PLL Mode Additive Phase Jitter, Bypass Mode	t _{jphPCleG2}	PCIe Gen 2 High Band 1.5MHz < f < Nyquist (50MHz)		1.7	2.3	3.1	ps (rms)	1,2,3, 5
	t _{jphPCleG3}	PCIe Gen 3 (PLL BW of 2-4 or 2-5MHz, CDR = 10MHz)		0.4	0.6	1	ps (rms)	1,2,3, 5
	t _{jphSGMII}	125MHz, 1.5MHz to 10MHz, -20dB/decade rollover < 1.5MHz, -40db/decade rolloff > 10MHz		2.0		NA	ps (rms)	1,6
	t _{jphPCleG1}	PCle Gen 1		0.6	2.6	N/A	ps (p-p)	1,2,3, 5
		PCIe Gen 2 Lo Band 10kHz < f < 1.5MHz		0.1	0.3	N/A	ps (rms)	1,2,3, 4,5
,	t _{jphPCleG2}	PCIe Gen 2 High Band 1.5MHz < f < Nyquist (50MHz)		0.14	0.2	N/A	ps (rms)	1,2,3, 4
Bypass Mode	t _{jphPCleG3}	PCIe Gen 3 (PLL BW of 2-4 or 2-5MHz, CDR = 10MHz)		0.00	0.1	N/A	ps (rms)	1,2,3, 4
	t _{jphSGMII}	125MHz, 1.5MHz to 10MHz, -20dB/decade rollover < 1.5MHz, -40db/decade rolloff > 10MHz		0.27		N/A	ps (rms)	1,6

¹Guaranteed by design and characterization, not 100% tested in production.

² See http://www.pcisig.com for complete specs

³ Sample size of at least 100K cycles. This figures extrapolates to 108ps pk-pk @ 1M cycles for a BER of 1-12.

⁴ For RMS figures, additive jitter is calculated by solving the following equation: Additive jitter = SQRT[(total jitter)² - (input jitter)²]

⁵ Driven by 9FGV0841/9FGL0841 or equivalent

⁶ Driven by Rohde&Schartz SMA100

How to Write

DIDT

- Controller (host) sends a start bit
- Controller (host) sends the write address
- IDT clock will acknowledge
- Controller (host) sends the beginning byte location = N
- IDT clock will acknowledge
- Controller (host) sends the byte count = X
- IDT clock will acknowledge
- Controller (host) starts sending Byte N through Byte N+X-1
- IDT clock will acknowledge each byte one at a time
- Controller (host) sends a Stop bit

	Index Blo	ock W	/rite Operation
Controll	er (Host)		IDT (Slave/Receiver)
Т	starT bit		
Slave A	Address		
WR	WRite		
			ACK
Beginning	g Byte = N		
			ACK
Data Byte	Count = X		
			ACK
Beginnir	ng Byte N		
			ACK
0		\times	
0		X Byte	0
0		Ø	0
			0
Byte N	+ X - 1		
			ACK
Р	stoP bit		

Note: SMBus Address is Latched on SADR pin.

How to Read

- Controller (host) will send a start bit
- Controller (host) sends the write address
- IDT clock will acknowledge
- Controller (host) sends the beginning byte location = N
- IDT clock will acknowledge
- · Controller (host) will send a separate start bit
- · Controller (host) sends the read address
- IDT clock will acknowledge
- IDT clock will send the data byte count = X
- IDT clock sends Byte N+X-1
- IDT clock sends Byte 0 through Byte X (if X_(H) was written to Byte 8)
- · Controller (host) will need to acknowledge each byte
- · Controller (host) will send a not acknowledge bit
- Controller (host) will send a stop bit

	Index Block F	Read C	Operation
Co	ntroller (Host)		IDT (Slave/Receiver)
Т	starT bit		
SI	ave Address		
WR	WRite		
		-	ACK
Begi	nning Byte = N	-	
		-	ACK
RT	Repeat starT		
SI	ave Address		
RD	ReaD		
			ACK
		_	Data Byte Count=X
	ACK		
		-	Beginning Byte N
	ACK		
		e	0
	0	X Byte	0
	0	×	0
	0		
			Byte N + X - 1
Ν	Not acknowledge		
Р	stoP bit		

Byte 0	Name	Control Function	Туре	0	1	Default	
Bit 7	DIF OE7	Output Enable	RW	Low/Low	OE7# control	1	
Bit 6	DIF OE6	Output Enable	RW	Low/Low	OE6# control	1	
Bit 5	DIF OE5	Output Enable	RW	Low/Low	OE5# control	1	
Bit 4	DIF OE4	Output Enable	RW	Low/Low	OE4# control	1	
Bit 3	DIF OE3	Output Enable	RW	Low/Low	OE3# control	1	
Bit 2	DIF OE2	Output Enable	RW	Low/Low	OE2# control	1	
Bit 1	DIF OE1	Output Enable	RW	Low/Low	OE1# control	1	
Bit 0	DIF OE0	Output Enable	RW	Low/Low	OE0# control	1	

SMBus Table: Output Enable Register¹

1. A low on these bits will overide the OE# pin and force the differential output Low/Low

SMBus Table: PLL Operating Mode and Output Amplitude Control Register

Byte 1	Name	Control Function	Туре	0	1	Default
Bit 7	PLLMODERB1	PLL Mode Readback Bit 1	R	See PLL Operating Mode Table		Latch
Bit 6	PLLMODERB0	PLL Mode Readback Bit 0	R		ing would rable	Latch
Bit 5	PLLMODE_SWCNTRL	nable SW control of PLL Mode RW Values in B1[7:6] Values in B1[4:3] set PLL Mode set PLL Mode		0		
Bit 4	PLLMODE1	PLL Mode Control Bit 1	RW ¹	See PLL Operating Mode Table		0
Bit 3	PLLMODE0	PLL Mode Control Bit 0	RW ¹	See FLL Operat	ing mode rable	0
Bit 2		Reserved				1
Bit 1	AMPLITUDE 1	Controls Output Amplitude	RW	00 = 0.6V	01 = 0.7V	1
Bit 0	AMPLITUDE 0		RW	10= 0.8V	11 = 0.9V	0

1. B1[5] must be set to a 1 for these bits to have any effect on the part.

SMBus Table: DIF Slew Rate Control Register

Byte 2	Name	Control Function	Туре	0	1	Default
Bit 7	SLEWRATESEL DIF7	Adjust Slew Rate of DIF7	RW	Slow setting	Fast setting	1
Bit 6	SLEWRATESEL DIF6	Adjust Slew Rate of DIF6	RW	Slow setting	Fast setting	1
Bit 5	SLEWRATESEL DIF5	Adjust Slew Rate of DIF5	RW	Slow setting	Fast setting	1
Bit 4	SLEWRATESEL DIF4	Adjust Slew Rate of DIF4	RW	Slow setting	Fast setting	1
Bit 3	SLEWRATESEL DIF3	Adjust Slew Rate of DIF3	RW	Slow setting	Fast setting	1
Bit 2	SLEWRATESEL DIF2	Adjust Slew Rate of DIF2	RW	Slow setting	Fast setting	1
Bit 1	SLEWRATESEL DIF1	Adjust Slew Rate of DIF1	RW	Slow setting	Fast setting	1
Bit 0	SLEWRATESEL DIF0	Adjust Slew Rate of DIF0	RW	Slow setting	Fast setting	1

SMBus Table: Frequency Select Control Register

Byte 3	Name	Control Function	Туре	0	1	Default	
Bit 7	Reserved						
Bit 6	Reserved						
Bit 5	FREQ_SEL_EN	Enable SW selection of frequency	RW	SW frequency SW frequency change disabled change enabled		0	
Bit 4	FSEL1	Freq. Select Bit 1	RW ¹	See Frequency	0		
Bit 3	FSEL0	Freq. Select Bit 0	RW ¹	See Trequency	y Select Table	0	
Bit 2		Reserved				1	
Bit 1	Reserved					1	
Bit 0	SLEWRATESEL FB	Adjust Slew Rate of FB	RW	Slow setting	Fast setting	1	

1. B3[5] must be set to a 1 for these bits to have any effect on the part.

Byte 4 is Reserved and reads back 'hFF

SMBus Table: Revision and Vendor ID Register

Byte 5	Name	Control Function	Туре	0	1	Default
Bit 7	RID3		R	· · · · · · · · · · · · · · · · · · ·		0
Bit 6	RID2	Revision ID	R	A rev -	0	
Bit 5	RID1		R	Aleve	0	
Bit 4	RID0		R		0	
Bit 3	VID3		R			0
Bit 2	VID2	VENDOR ID	R	0001	0001 = IDT	
Bit 1	VID1		R	0001 = 101		0
Bit 0	VID0	7	R			1


SMBus Table: Device Type/Device ID

Byte 6	Name	Control Function	Туре	0	1	Default
Bit 7	Device Type1	Device Type	R	00 = FGx,	01 = DBx,	0
Bit 6	Device Type0	_ Device Type	R	10 = DMx, 1	1	
Bit 5	Device ID5		R	R		
Bit 4	Device ID4		R		0	
Bit 3	Device ID3	Device ID	R	001000 bina	nu or 08 box	1
Bit 2	Device ID2	Device iD	R		IY OF OO HEX	0
Bit 1	Device ID1	7	R]		0
Bit 0	Device ID0	7	R			0

SMBus Table: Byte Count Register

Byte 7	Name	Control Function	Туре	0	1	Default	
Bit 7	Reserved						
Bit 6		Reserved					
Bit 5	Reserved						
Bit 4	BC4		RW			0	
Bit 3	BC3		RW	Writing to this regist	er will configure how	1	
Bit 2	BC2	Byte Count Programming	RW	many bytes will be r	ead back, default is	0	
Bit 1	BC1		RW	= 8 b	ytes.	0	
Bit 0	BC0		RW			0	

Marking Diagrams



Notes:


- 1. "LOT" is the lot sequence number.
- 2. "COO" denotes country of origin.
- 3. YYWW is the last two digits of the year and week that the part was assembled.
- 4. Line 2: truncated part number
- 5. "L" denotes RoHS compliant package.
- 6. "I" denotes industrial temperature range device.

Thermal Characteristics


PARAMETER	SYMBOL	CONDITIONS	PKG	TYP VALUE	UNITS	NOTES
	θ _{JC}	Junction to Case		33	°C/W	1
	θ_{Jb}	Junction to Base		2.1	°C/W	1
Thermal Resistance	$\theta_{JA0\theta}$	Junction to Air, still air	NDG48 37	°C/W	1	
memai nesistance	θ_{JA1}	Junction to Air, 1 m/s air flow	NDG40	30	°C/W	1
	θ_{JA3}	Junction to Air, 3 m/s air flow	27		°C/W	1
	θ_{JA5}	Junction to Air, 5 m/s air flow		26	°C/W	1

¹ePad soldered to board

12



Package Outline and Dimensions (NDG48)



Package Outline and Dimensions (NDG48), cont.

14

Ordering Information

Part / Order Number	Shipping Packaging	Package	Temperature	
9DBV0841AKLF	Trays	48-pin VFQFPN	0 to +70° C	
9DBV0841AKLFT	Tape and Reel	48-pin VFQFPN	0 to +70° C	
9DBV0841AKILF	Trays	48-pin VFQFPN	-40 to +85° C	
9DBV0841AKILFT	Tape and Reel	48-pin VFQFPN	-40 to +85° C	

"LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

"A" is the device revision designator (will not correlate with the datasheet revision).

Revision History

Rev.	Initiator	Issue Date	Description	Page #
A	RDW	8/13/2012	 Removed "Differential" from DS title and Recommended Application, corrected typo's in Description. Updated block diagram to show integrated terminations. Removed references to 60KOhm pulldown under pinout. Updated "Phase Jitter Parameters" table by adding "Industry Limit" column and updated all Electrical Tables with characterization data. Updated Byte3[0] to be consistent with Byte 2. Updated Byte6[7:6] definition. Updated Mark spec with correct part revision (A) and added thermal data to page 13. Added NDG48 to "Package Outline and Package Dimensions" on page 14 and updated Ordering information to correct part revision (A rev). Move to final 	1,2,6- 9,11,13,14
В	RDW	2/18/2013	 Changed VIH min. from 0.65*VDD to 0.75*VDD Changed VIL max. from 0.35*VDD to 0.25*VDD Added missing mid-level input voltage spec (VIM) of 0.4*VDD to 0.6*VDD. 	7
С	RDW	8/12/2014	Changed package designator from "MLF" to "VFQFPN"	Various
D	RDW	3/10/2016	 Numerous typographical and grammatical updates for document consistency with other devices in the family, including updated descriptions for Bytes 0 and 2. Fast and slow slew rates were swapped in the "DIF 0.7V Low Power HCSL Outputs" table. Changed PCIe clock source from 9FG432 to 9FGV0841/9FGL0841 for PLL mode phase jitter numbers. New phase jitter numbers are lower. Added epad to pinout diagram and pin descriptions. Updated Clock Input Parameters to be consistent with PCIe Vswing parameter. Updated package drawing to latest format. 	Various
E	RDW	4/28/2016	 Updated max frequency of 100MHz PLL mode to 140MHz Updated max frequency of 125MHz PLL mode to 175MHz Updated max frequency of 50MHz PLL mode to 65MHz 	6



Corporate Headquarters 6024 Silver Creek Valley Road San Jose, CA 95138 USA

Sales 1-800-345-7015 or 408-284-8200 Fax: 408-284-2775 www.IDT.com

Tech Support www.idt.com/go/support

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Product specification subject to change without notice. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.

Copyright ©2016 Integrated Device Technology, Inc.. All rights reserved.