

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







# 2:4 1.5V PCIe Gen1-2-3 Clock Mux w/Zo=100ohms

DATASHEET

### **General Description**

The 9DMU0441 is a member of IDT's SOC-Friendly 1.5V Ultra-Low-Power (ULP) PCIe Gen1-2-3 family. It has integrated output terminations providing Zo=100ohms for direct connection to 100ohm transmission lines. Each of the 4 outputs has its own dedicated OE# pin for optimal system control and power management. The part provides asynchronous and glitch-free switching modes.

### **Recommended Application**

2:4 PCIe Gen1-2-3 clock multiplexer

### **Output Features**

4 – Low-Power (LP) HCSL DIF pairs w/Zo=100Ω


# **Key Specifications**

- DIF additive cycle-to-cycle jitter <5ps
- DIF phase jitter is PCIe Gen1-2-3 compliant
- Additive phase jitter @ 125MHz: 535fs rms typical (12kHz to 20MHz)
- DIF output-to-output skew <50ps</li>

#### Features/Benefits

- LP-HCSL outputs w/integrated terminations; saves 16 resistors compared to standard HCSL outputs
- 1.5V operation; 26mW typical power consumption
- Selectable asynchronous or glitch-free switching; allows the mux to be selected at power up even if both inputs are not running, then transition to glitch-free switching mode
- Spread Spectrum Compatible; supports EMI reduction
- OE# pins; support DIF power management
- HCSL differential inputs; can be driven by common clock sources
- 1MHz to 167MHz operating frequency
- Space saving 24-pin 4x4mm VFQFPN; minimal board space


# **Block Diagram**



1



# **Pin Configuration**



#### 24 VFQFPN, 4x4 mm, 0.5mm pitch

^ prefix indicates internal 120KOhm pull up resistor v prefix indicates internal 120KOhm pull down resistor

#### **Power Management Table**

| OEx# Pin   | DIF IN   | DIFx     |           |  |  |
|------------|----------|----------|-----------|--|--|
| OLX# I III | Dii _iiv | True O/P | Comp. O/P |  |  |
| 0          | Running  | Running  | Running   |  |  |
| 1          | Running  | Low Low  |           |  |  |

#### **Power Connections**

| Pin N | umber | Description             |  |  |  |  |
|-------|-------|-------------------------|--|--|--|--|
| VDD   | GND   | Description             |  |  |  |  |
| 3     | 24    | Input A receiver analog |  |  |  |  |
| 4     | 7     | Input B receiver analog |  |  |  |  |
| 16    | 15    | DIF outputs             |  |  |  |  |

# **Pin Descriptions**

| Pin# | Pin Name  | Туре | Pin Description  |  |  |
|------|---|------|--|--|--|
| 1    | DIF_INA   | IN   | HCSL Differential True input   |  |  |
| 2    | DIF_INA#  | IN   | HCSL Differential Complement Input   |  |  |
| 3    | VDDR1.5   | PWR  | 1.5V power for differential input clock (receiver). This VDD should be treated as an Analog                                  |  |  |
| 3    | VDDN1.5   | FVVN | power rail and filtered appropriately.   |  |  |
| 4    | VDDR1.5   | PWR  | 1.5V power for differential input clock (receiver). This VDD should be treated as an Analog                                  |  |  |
| 4    | VDDN1.5   | FVVN | power rail and filtered appropriately.   |  |  |
| 5    | DIF_INB   | IN   | HCSL Differential True input   |  |  |
| 6    | DIF_INB#  | IN   | HCSL Differential Complement Input   |  |  |
| 7    | GNDR  | GND  | Analog Ground pin for the differential input (receiver)  |  |  |
| 8    | Switch Mode. This pin selects either asynchronous or glitch-free switching of the mux. I asynchronous mode if 0 or 1 of the input clocks is running. Use glitch-free mode if both clocks are running. This pin has an internal pull down resistor of ~120kohms.  0 = asynchronous mode 1 = glitch-free mode |      |  |  |  |
| 9    | ^OE0#   | IN   | Active low input for enabling DIF pair 0. This pin has an internal pull-up resistor.  1 =disable outputs, 0 = enable outputs |  |  |
| 10   | DIF0  | OUT  | Differential true clock output   |  |  |
| 11   | DIF0#   | OUT  | Differential Complementary clock output  |  |  |
| 12   | ^OE1#   | IN   | Active low input for enabling DIF pair 1. This pin has an internal pull-up resistor.   |  |  |
| 12   | OE1#  | IIN  | 1 =disable outputs, 0 = enable outputs   |  |  |
| 13   | DIF1  | OUT  | Differential true clock output   |  |  |
| 14   | DIF1#   | OUT  | Differential Complementary clock output  |  |  |
| 15   | GND   | GND  | Ground pin.  |  |  |




# Pin Descriptions (cont.)


| Pin# | Pin Name  | Type | Pin Description  |
|------|-----------|------|--|
| 16   | VDD1.5    | PWR  | Power supply, nominally 1.5V   |
| 17   | DIF2      | OUT  | Differential true clock output   |
| 18   | DIF2#     | OUT  | Differential Complementary clock output  |
| 19   | ^OE2#     | IN   | Active low input for enabling DIF pair 2. This pin has an internal pull-up resistor.                 |
|      | OLL!!     |      | 1 =disable outputs, 0 = enable outputs   |
| 20   | DIF3      | OUT  | Differential true clock output   |
| 21   | DIF3#     | OUT  | Differential Complementary clock output  |
| 22   | ^OE3#     | IN   | Active low input for enabling DIF pair 3. This pin has an internal pull-up resistor.                 |
|      | *OL3#     | IIN  | 1 =disable outputs, 0 = enable outputs   |
|      |           |      | Input to select differential input clock A or differential input clock B. This input has an internal |
| 23   | ^SEL_A_B# | IN   | pull-up resistor.  |
|      |           |      | 0 = Input B selected, 1 = Input A selected.  |
| 24   | GNDR      | GND  | Analog Ground pin for the differential input (receiver)  |
| 25   | EPAD      | GND  | Connect to Ground.   |



### **Test Loads**



# **Driving LVDS**



**Driving LVDS inputs** 

|           | ,                              | Value     |      |
|-----------|--------------------------------|-----------|------|
|           | Receiver has Receiver does not |           |      |
| Component | termination have termination N |           | Note |
| R7a, R7b  | 10K ohm                        | 140 ohm   |      |
| R8a, R8b  | 5.6K ohm                       | 75 ohm    |      |
| Сс        | 0.1 uF                         | 0.1 uF    |      |
| Vcm       | 1.2 volts                      | 1.2 volts |      |



# **Electrical Characteristics—Absolute Maximum Ratings**

| PARAMETER                 | SYMBOL      | CONDITIONS                | MIN  | TYP | MAX                  | UNITS | NOTES |
|---------------------------|-------------|---------------------------|------|-----|----------------------|-------|-------|
| Supply Voltage            | VDDx        |                           | -0.5 |     | 2                    | V     | 1,2   |
| Input Voltage             | $V_{IN}$    |                           | -0.5 |     | V <sub>DD</sub> +0.5 | V     | 1,3   |
| Input High Voltage, SMBus | $V_{IHSMB}$ | SMBus clock and data pins |      |     | 3.3                  | V     | 1     |
| Storage Temperature       | Ts          |                           | -65  |     | 150                  | °C    | 1     |
| Junction Temperature      | Tj          |                           |      |     | 125                  | °C    | 1     |
| Input ESD protection      | ESD prot    | Human Body Model          | 2000 |     |                      | V     | 1     |

<sup>&</sup>lt;sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

# **Electrical Characteristics-Input/Supply/Common Parameters-Normal Operating Conditions**

TA = T<sub>AMB.</sub> Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

| PARAMETER                              | SYMBOL                 | CONDITIONS   | MIN                  | TYP | MAX                  | UNITS  | NOTES |
|--|------------------------|--|----------------------|-----|----------------------|--------|-------|
| Supply Voltage                         | VDDx                   | Supply voltage for core and analog   | 1.425                | 1.5 | 1.575                | V      |       |
| Ambient Operating Temperature          | T <sub>AMB</sub>       | Industrial range   | -40                  | 25  | 85                   | °C     | 1     |
| Input High Voltage                     | $V_{IH}$               | Single-ended inputs, except SMBus  | 0.75 V <sub>DD</sub> |     | $V_{DD} + 0.3$       | V      |       |
| Input Low Voltage                      | $V_{IL}$               | Single-ended inputs, except SMBus  | -0.3                 |     | 0.25 V <sub>DD</sub> | V      |       |
|  | I <sub>IN</sub>        | Single-ended inputs, V <sub>IN</sub> = GND, V <sub>IN</sub> = VDD  | -5                   |     | 5                    | uA     |       |
| Input Current                          | I <sub>INP</sub>       | Single-ended inputs $V_{IN} = 0 \text{ V}$ ; Inputs with internal pull-up resistors $V_{IN} = \text{VDD}$ ; Inputs with internal pull-down resistors | -200                 |     | 200                  | uA     |       |
| Input Frequency                        | F <sub>in</sub>        |  | 1                    |     | 167                  | MHz    | 2     |
| Pin Inductance                         | $L_{pin}$              |  |                      |     | 7                    | nH     | 1     |
|  | C <sub>IN</sub>        | Logic Inputs, except DIF_IN  | 1.5                  |     | 5                    | pF     | 1     |
| Capacitance                            | C <sub>INDIF_IN</sub>  | DIF_IN differential clock inputs   | 1.5                  |     | 2.7                  | pF     | 1,4   |
|  | C <sub>OUT</sub>       | Output pin capacitance   |                      |     | 6                    | pF     | 1     |
| Clk Stabilization                      | T <sub>STAB</sub>      | From V <sub>DD</sub> Power-Up and after input clock stabilization or de-assertion of PD# to 1st clock  |                      |     | 1                    | ms     | 1,2   |
| Input SS Modulation<br>Frequency PCle  | f <sub>MODINPCle</sub> | Allowable Frequency for PCIe Applications (Triangular Modulation)  | 30                   |     | 33                   | kHz    |       |
| Input SS Modulation Frequency non-PCle | f <sub>MODIN</sub>     | Allowable Frequency for non-PCle Applications (Triangular Modulation)  | 0                    |     | 66                   | kHz    |       |
| OE# Latency                            | t <sub>LATOE#</sub>    | DIF start after OE# assertion DIF stop after OE# deassertion   | 1                    |     | 3                    | clocks | 1,3   |
| Tfall                                  | t <sub>F</sub>         | Fall time of single-ended control inputs   |                      |     | 5                    | ns     | 2     |
| Trise                                  | t <sub>R</sub>         | Rise time of single-ended control inputs   |                      |     | 5                    | ns     | 2     |

<sup>&</sup>lt;sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

<sup>&</sup>lt;sup>2</sup> Operation under these conditions is neither implied nor guaranteed.

<sup>&</sup>lt;sup>3</sup> Not to exceed 2.0V.

<sup>&</sup>lt;sup>2</sup>Control input must be monotonic from 20% to 80% of input swing.

<sup>&</sup>lt;sup>3</sup>Time from deassertion until outputs are >200 mV

<sup>&</sup>lt;sup>4</sup> DIF\_IN input



### **Electrical Characteristics-Clock Input Parameters**

TA = T<sub>AMB</sub>. Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

| AIVID,  -   7                         |                    | promote community con the contract cont |                       |     |      |       |       |
|---------------------------------------|--------------------|--|-----------------------|-----|------|-------|-------|
| PARAMETER                             | SYMBOL             | CONDITIONS   | MIN                   | TYP | MAX  | UNITS | NOTES |
| Input High Voltage - DIF_IN           | V <sub>IHDIF</sub> | Differential inputs<br>(single-ended measurement)  | 300                   | 750 | 1150 | mV    | 1     |
| Input Low Voltage - DIF_IN            | $V_{ILDIF}$        | Differential inputs (single-ended measurement)   | V <sub>SS</sub> - 300 | 0   | 300  | mV    | 1     |
| Input Common Mode<br>Voltage - DIF_IN | $V_{COM}$          | Common Mode Input Voltage  | 200                   |     | 725  | mV    | 1     |
| Input Amplitude - DIF_IN              | $V_{SWING}$        | Peak to Peak value (V <sub>IHDIF</sub> - V <sub>ILDIF</sub> )  | 300                   |     | 1450 | mV    | 1     |
| Input Slew Rate - DIF_IN              | dv/dt              | Measured differentially  | 0.35                  |     | 8    | V/ns  | 1,2   |
| Input Leakage Current                 | I <sub>IN</sub>    | $V_{IN} = V_{DD}$ , $V_{IN} = GND$   | -5                    |     | 5    | uA    |       |
| Input Duty Cycle                      | $d_{tin}$          | Measurement from differential wavefrom   | 45                    | 50  | 55   | %     | 1     |
| Input Jitter - Cycle to Cycle         | $J_{DIFIn}$        | Differential Measurement   | 0                     |     | 150  | ps    | 1     |

<sup>&</sup>lt;sup>1</sup> Guaranteed by design and characterization, not 100% tested in production.

### **Electrical Characteristics-DIF Low-Power HCSL Outputs**

TA = T<sub>AMB</sub>. Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

| 7 (IVID), 11 7         |            | g constitution of the contract |      |      |      |       |       |
|------------------------|------------|--|------|------|------|-------|-------|
| PARAMETER              | SYMBOL     | CONDITIONS   | MIN  | TYP  | MAX  | UNITS | NOTES |
| Slew rate              | dV/dt      | Scope averaging on, fast setting   | 1.1  | 2.3  | 3.4  | V/ns  | 1,2,3 |
| Slew rate matching     | ∆dV/dt     | Slew rate matching, Scope averaging on   |      | 12   | 20   | %     | 1,2,4 |
| Voltage High           | $V_{HIGH}$ | Statistical measurement on single-ended signal using oscilloscope math function. (Scope  | 550  | 755  | 850  | mV    |       |
| Voltage Low            | $V_{LOW}$  | averaging on)  | -150 | 28   | 150  | 1114  |       |
| Max Voltage            | Vmax       | Measurement on single ended signal using   |      | 761  | 1150 | mV    |       |
| Min Voltage            | Vmin       | absolute value. (Scope averaging off)  | -300 | 10   |      | IIIV  |       |
| Vswing                 | Vswing     | Scope averaging off  | 300  | 1455 |      | mV    | 1,2   |
| Crossing Voltage (abs) | Vcross_abs | Scope averaging off  | 250  | 377  | 550  | mV    | 1,5   |
| Crossing Voltage (var) | ∆-Vcross   | Scope averaging off  |      | 10   | 140  | mV    | 1,6   |

<sup>&</sup>lt;sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

# **Electrical Characteristics—Current Consumption**

TA = T<sub>AMB</sub>. Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

| PARAMETER                | SYMBOL            | CONDITIONS                      | MIN | TYP | MAX | UNITS | NOTES |
|--------------------------|-------------------|---------------------------------|-----|-----|-----|-------|-------|
| Operating Supply Current | I <sub>DD</sub>   | VDD, All outputs active @100MHz |     | 17  | 26  | mA    | 1     |
| Powerdown Current        | I <sub>DDPD</sub> | VDD, all outputs disabled       |     | 1.4 | 2.5 | mA    | 1, 2  |

<sup>&</sup>lt;sup>1</sup> Guaranteed by design and characterization, not 100% tested in production.

<sup>&</sup>lt;sup>2</sup> Slew rate measured through +/-75mV window centered around differential zero

<sup>&</sup>lt;sup>2</sup> Measured from differential waveform

<sup>&</sup>lt;sup>3</sup> Slew rate is measured through the Vswing voltage range centered around differential 0V. This results in a +/-150mV window around differential 0V.

<sup>&</sup>lt;sup>4</sup> Matching applies to rising edge rate for Clock and falling edge rate for Clock#. It is measured using a +/-75mV window centered on the average cross point where Clock rising meets Clock# falling. The median cross point is used to calculate the voltage thresholds the oscilloscope is to use for the edge rate calculations.

<sup>&</sup>lt;sup>5</sup> Vcross is defined as voltage where Clock = Clock# measured on a component test board and only applies to the differential rising edge (i.e. Clock rising and Clock# falling).

<sup>&</sup>lt;sup>6</sup> The total variation of all Vcross measurements in any particular system. Note that this is a subset of Vcross\_min/max (Vcross absolute) allowed. The intent is to limit Vcross induced modulation by setting Δ-Vcross to be smaller than Vcross absolute.

<sup>&</sup>lt;sup>2</sup> Input clock stopped.



## Electrical Characteristics-Output Duty Cycle, Jitter, Skew and PLL Characteristics

TA = T<sub>AMB.</sub> Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

| PARAMETER           | SY                    | YMBOL              | CONDITIONS                                   | MIN  | TYP  | MAX  | UNITS | NOTES |
|---------------------|-----------------------|--------------------|--|------|------|------|-------|-------|
| Duty Cycle Distort  | ion                   | t <sub>DCD</sub>   | Measured differentially, Bypass Mode @100MHz | -1   | -0.1 | 1    | %     | 1,3   |
| Skew, Input to Out  | put t                 | t <sub>pdBYP</sub> | Bypass Mode, V <sub>T</sub> = 50%            | 2082 | 2915 | 4081 | ps    | 1     |
| Skew, Output to Ou  | ıtput                 | t <sub>sk3</sub>   | V <sub>T</sub> = 50%                         |      | 16   | 50   | ps    | 1,4   |
| Jitter, Cycle to cy | cle t <sub>icyc</sub> | c-cyc              | Additive Jitter in Bypass Mode               |      | 0.1  | 5    | ps    | 1,2   |

<sup>&</sup>lt;sup>1</sup> Guaranteed by design and characterization, not 100% tested in production.

### **Electrical Characteristics-Phase Jitter Parameters**

TA = T<sub>AMR</sub> Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

|                        |                        |   |     |       |     | INDUSTR |             |          |
|------------------------|------------------------|---|-----|-------|-----|---------|-------------|----------|
| PARAMETER              | SYMBOL                 | CONDITIONS  | MIN | TYP   | MAX | Y LIMIT | UNITS       | Notes    |
|                        | t <sub>jphPCleG1</sub> | PCIe Gen 1  |     | 1.3   | 5   | N/A     | ps (p-p)    | 1,2,3,5  |
|                        |                        | PCIe Gen 2 Lo Band  |     | 0.1   | 0.5 | N/A     | ps          | 1,2,3,4, |
|                        | +                      | 10kHz < f < 1.5MHz  |     | 0.1   | 0.5 | 14/74   | (rms)       | 5        |
|                        | T <sub>jphPCleG2</sub> | PCIe Gen 2 High Band  |     | 0.1   | 0.6 | N/A     | ps          | 1,2,3,4  |
|                        |                        | 1.5MHz < f < Nyquist (50MHz)  |     | 0.1   |     |         | (rms)       | 1,2,0,4  |
| Additive Phase Jitter, | t                      | PCIe Gen 3  |     | 0.170 | 0.3 | N/A     | ps          | 1,2,3,4  |
| Bypass Mode            | TjphPCleG3             | (PLL BW of 2-4 or 2-5MHz, CDR = 10MHz)  |     | 0.170 | 0.0 | IV/A    | (rms)       | 1,2,0,4  |
|                        | t <sub>jph125M0</sub>  | 125MHz, 1.5MHz to 10MHz, -20dB/decade rollover < 1.5MHz, -40db/decade rolloff > 10MHz |     | 365   | 380 | N/A     | fs<br>(rms) | 1,6      |
|                        | t <sub>jph125M1</sub>  | 125MHz, 12KHz to 20MHz, -20dB/decade rollover < 12kHz, -40db/decade rolloff > 20MHz   |     | 535   | 550 | N/A     | fs<br>(rms) | 1,6      |

<sup>&</sup>lt;sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

<sup>&</sup>lt;sup>2</sup> Measured from differential waveform

<sup>&</sup>lt;sup>3</sup> Duty cycle distortion is the difference in duty cycle between the output and the input clock when the device is operated in bypass mode

<sup>&</sup>lt;sup>4</sup> All outputs at default slew rate

<sup>&</sup>lt;sup>5</sup> The MIN/TYP/MAX values of each BW setting track each other, i.e., Low BW MAX will never occur with Hi BW MIN.

<sup>&</sup>lt;sup>2</sup> See http://www.pcisig.com for complete specs

<sup>&</sup>lt;sup>3</sup> Sample size of at least 100K cycles. This figures extrapolates to 108ps pk-pk @ 1M cycles for a BER of 1-12.

<sup>&</sup>lt;sup>4</sup> For RMS figures, additive jitter is calculated by solving the following equation: Additive jitter = SQRT[(total jitter)^2 - (input jitter)^2]

<sup>&</sup>lt;sup>5</sup> Driven by 9FGU0831 or equivalent

<sup>&</sup>lt;sup>6</sup> Rohde&Schartz SMA100



# **Marking Diagrams**



#### Notes:

- 1. "LOT" denotes the lot number.
- 2. "YYWW" is the last two digits of the year and week that the part was assembled.
- 3. Line 2: truncated part number
- 4. "I" denotes industrial temperature grade.


### **Thermal Characteristics**

| PARAMETER          | SYMBOL         | CONDITIONS                      | PKG                                     | TYP<br>VALUE | UNITS | NOTES |
|--------------------|----------------|---------------------------------|---|--------------|-------|-------|
| Thermal Resistance | $\theta_{JC}$  | Junction to Case                | NLG24 42<br>2.4<br>39<br>33<br>28<br>27 | 42           | °C/W  | 1     |
|                    | $\theta_{Jb}$  | Junction to Base                |   | 2.4          | °C/W  | 1     |
|                    | $\theta_{JA0}$ | Junction to Air, still air      |   | 39           | °C/W  | 1     |
|                    | $\theta_{JA1}$ | Junction to Air, 1 m/s air flow |   | 33           | °C/W  | 1     |
|                    | $\theta_{JA3}$ | Junction to Air, 3 m/s air flow |   | 28           | °C/W  | 1     |
|                    | $\theta_{JA5}$ | Junction to Air, 5 m/s air flow |   | 27           | °C/W  | 1     |

<sup>&</sup>lt;sup>1</sup>ePad soldered to board



# Package Outline and Package Dimensions (NLG24)



|                | Millimeters    |      |  |
|----------------|----------------|------|--|
| Symbol         | Min            | Max  |  |
| Α              | 0.80           | 1.00 |  |
| A1             | 0              | 0.05 |  |
| A3             | 0.25 Reference |      |  |
| b              | 0.18           | 0.30 |  |
| е              | 0.50 BASIC     |      |  |
| D x E BASIC    | 4.00 x 4.00    |      |  |
| D2 MIN./MAX.   | 2.3            | 2.55 |  |
| E2 MIN./MAX.   | 2.3            | 2.55 |  |
| L MIN./MAX.    | 0.30           | 0.50 |  |
| N              | 24             |      |  |
| $N_D$          | 6              | 6    |  |
| N <sub>E</sub> | (              | 6    |  |

# **Ordering Information**

| Part / Order Number | Shipping Packaging | Package       | Temperature   |
|---------------------|--------------------|---------------|---------------|
| 9DMU0441AKILF       | Tubes              | 24-pin VFQFPN | -40 to +85° C |
| 9DMU0441AKILFT      | Tape and Reel      | 24-pin VFQFPN | -40 to +85° C |

<sup>&</sup>quot;LF" to the suffix denotes Pb-Free configuration, RoHS compliant.

<sup>&</sup>quot;A" is the device revision designator (will not correlate with the datasheet revision).



# **Revision History**

| Rev. | Initiator | Issue Date | Description  | Page # |
|------|-----------|------------|--|--------|
| Δ    | RDW       | 9/24/2014  | Updated addtive phase jitter and General Description | 17     |
| ^    | I IDVV    | 3/24/2014  | 2. Move to final                                     | 1,,    |



Corporate Headquarters

6024 Silver Creek Valley Road San Jose, CA 95138 USA Sales

1-800-345-7015 or 408-284-8200

Fax: 408-284-2775 www.IDT.com

**Tech Support** 

email: clocks@idt.com

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Product specification subject to change without notice. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.

Copyright ©2014 Integrated Device Technology, Inc.. All rights reserved.