

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









2-OUTPUT VERY LOW POWER PCIE GEN1/2/3 CLOCK GENERATOR

9FGV0241

Description

The 9FGV0241 is a 2-output very low power frequency generator for PCIe Gen 1, 2 and 3 applications with integrated output terminations providing Zo=100 Ω . The device has 2 output enables for clock management and supports 2 different spread spectrum levels in addition to spread off.

Recommended Application

PCIe Gen1/2/3 clock generator

Output Features

- 2 0.7V low-power HCSL-compatible (LP-HCSL) DIF pairs w/Zo=100 Ω
- 1 1.8V LVCMOS REF output w/Wake-On-LAN (WOL) support


Key Specifications

- DIF cycle-to-cycle jitter <50ps
- DIF output-to-output skew <50ps
- DIF phase jitter is PCIe Gen1-2-3 compliant
- REF phase jitter is <1.5ps RMS


Features/Benefits

- Integrated terminations provide 100Ω differential Zo; reduced component count and board space
- 1.8V operation; reduced power consumption
- OE# pins; support DIF power management
- LP-HCSL differential clock outputs; reduced power and board space
- Programmable Slew rate for each output; allows tuning for various line lengths
- Programmable output amplitude; allows tuning for various application environments
- DIF outputs blocked until PLL is locked; clean system start-up
- Selectable 0%, -0.25% or -0.5% spread on DIF outputs; reduces EMI
- External 25MHz crystal; supports tight ppm with 0 ppm synthesis error
- Configuration can be accomplished with strapping pins;
 SMBus interface not required for device control
- 3.3V tolerant SMBus interface works with legacy controllers
- Space saving 24-pin 4x4 mm VFQFPN; minimal board space

Block Diagram



Pin Configuration



24-pin VFQFPN, 4x4 mm, 0.5mm pitch

^ prefix indicates internal 120KOhm pull up resistor v prefix indicates internal 120KOhm pull down resistor

SMBus Address Selection Table

	SADR	Address	+ Read/Write Bit
State of SADR on first application	0	1101000	Х
of CKPWRGD_PD#	1	1101010	x

Power Management Table

CKPWRGD_PD#	SMBus	DI	DIFx			
CKFWRGD_FD#	OE bit	True O/P	Comp. O/P	REF		
0	Х	Low	Low	Hi-Z ¹		
1	1	Running	Running	Running		
1	0	Low	Low	Low		

^{1.} REF is Hi-Z until the 1st assertion of CKPWRGD_PD# high. After this, when CKPWRG_PD# is low, REF is Low.

Power Connections


Pin Number		Deceriation
VDD	GND	Description
3	5,24	XTAL, REF
7	6	Digital Power
11,20	10,21	DIF outputs
16	15	PLL Analog


9FGV0241

Pin Descriptions


Pin#	Pin Name	Туре	Pin Description
1	X1_25	IN	Crystal input, Nominally 25.00MHz.
2	X2	OUT	Crystal output.
3	VDDXTAL1.8	PWR	Power supply for XTAL, nominal 1.8V
4	vSADR/REF1.8	LATCHED I/O	Latch to select SMBus Address/1.8V LVCMOS copy of X1 pin.
5	GNDREF	GND	Ground pin for the REF outputs.
6	GNDDIG	GND	Ground pin for digital circuitry
7	VDDDIG1.8	PWR	1.8V digital power (dirty power)
8	SCLK_3.3	IN	Clock pin of SMBus circuitry, 3.3V tolerant.
9	SDATA_3.3	I/O	Data pin for SMBus circuitry, 3.3V tolerant.
10	GND	GND	Ground pin.
11	VDD1.8	PWR	Power supply, nominal 1.8V
12	vOE0#	IN	Active low input for enabling DIF pair 0. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs
13	DIF0	OUT	Differential true clock output
14	DIF0#	OUT	Differential Complementary clock output
15	GNDA	GND	Ground pin for the PLL core.
16	VDDA1.8	PWR	1.8V power for the PLL core.
17	DIF1	OUT	Differential true clock output
18	DIF1#	OUT	Differential Complementary clock output
19	vOE1#	IN	Active low input for enabling DIF pair 1. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs
20	VDD1.8	PWR	Power supply, nominal 1.8V
21	GND	GND	Ground pin.
22	^CKPWRGD_PD#	IN	Input notifies device to sample latched inputs and start up on first high assertion. Low enters Power Down Mode, subsequent high assertions exit Power Down Mode. This pin has internal pull-up resistor.
23	vSS_EN_tri	LATCHED IN	Latched select input to select spread spectrum amount at initial power up : 1 = -0.5% spread, M = -0.25%, 0 = Spread Off
24	GNDXTAL	GND	GND for XTAL

Test Loads





Alternate Terminations



Driving LVDS inputs with the 9FGV0241

	•	Value	
	Receiver has	Receiver does not	
Component	termination	have termination	Note
R7a, R7b	10K ohm	140 ohm	
R8a, R8b	5.6K ohm	75 ohm	
Cc	0.1 uF	0.1 uF	
Vcm	1.2 volts	1.2 volts	

Absolute Maximum Ratings

Stresses above the ratings listed below can cause permanent damage to the 9FGV0241. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
1.8V Supply Voltage	VDDxx	Applies to All VDD pins	-0.5		2.5	V	1,2
Input Voltage	V_{IN}		-0.5		$V_{DD}+0.3V$	V	1, 3
Input High Voltage, SMBus	V _{IHSMB}	SMBus clock and data pins			3.6V	V	1
Storage Temperature	Ts		-65		150	°C	1
Junction Temperature	Tj				125	ç	1
Input ESD protection	ESD prot	Human Body Model	2000			V	1

¹Guaranteed by design and characterization, not 100% tested in production.

Electrical Characteristics—Current Consumption

TA = T_{COM} or T_{IND}; Supply Voltage per VDD of normal operation conditions, See Test Loads for Loading Conditions

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Operating Cumply Current	I _{DDAOP}	VDDA, PLL Mode, All outputs active @100MHz		7	8	mA	1
Operating Supply Current	I _{DDOP}	VDD, All outputs active @100MHz		15	18	mA	1
Suspend Supply Current	I _{DDSUSP}	VDDxxx, PD# = 0, Wake-On-LAN enabled		6	8	mA	1
Powerdown Current	I _{DDPD}	PD#=0		0.6	1	mA	1, 2

¹Guaranteed by design and characterization, not 100% tested in production.

Electrical Characteristics-Output Duty Cycle, Jitter, and Skew Characteristics

 $TA = T_{COM}$ or T_{IND} ; Supply Voltage per VDD of normal operation conditions, See Test Loads for Loading Conditions

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Duty Cycle	t _{DC}	Measured differentially, PLL Mode	45	50	55	%	1
Skew, Output to Output	t _{sk3}	V _T = 50%		34	50	ps	1
Jitter, Cycle to cycle	t _{jcyc-cyc}	PLL mode		14	50	ps	1,2

¹Guaranteed by design and characterization, not 100% tested in production.

² Operation under these conditions is neither implied nor guaranteed.

³ Not to exceed 2.5V.

²Assuming REF is not running in power down state

² Measured from differential waveform

Electrical Characteristics-Input/Supply/Common Parameters-Normal Operating Conditions

 $TA = T_{COM}$ or T_{IND} ; Supply Voltage per VDD of normal operation conditions, See Test Loads for Loading Conditions

						1	_
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
1.8V Supply Voltage	VDD	Supply voltage for core, analog and single-ended LVCMOS outputs	1.7	1.8	1.9	٧	1
Ambient Operating	Тсом	Commmercial range	0	25	70	°C	1
Temperature	T _{IND}	Industrial range	-40	25	85	°C	1
Input High Voltage	V _{IH}	Single-ended inputs, except SMBus	0.75 V _{DD}		$V_{DD} + 0.3$	V	1
Input Mid Voltage	V_{IM}	Single-ended tri-level inputs ('_tri' suffix, if present)	0.4 V _{DD}		0.6 V _{DD}	V	1
Input Low Voltage	V _{IL}	Single-ended inputs, except SMBus	-0.3		0.25 V _{DD}	V	1
Schmitt Trigger Postive Going Threshold Voltage	V _{T+}	Single-ended inputs, where indicated	0.4 V _{DD}		0.7 V _{DD}	V	1
Schmitt Trigger Negative Going Threshold Voltage	V _{T-}	Single-ended inputs, where indicated	0.1 V _{DD}		0.4 V _{DD}	V	1
Hysteresis Voltage	V_{H}	V _{T+} - V _{T-}	0.1 V _{DD}		0.4 V _{DD}	V	1
Output High Voltage	V_{IH}	Single-ended outputs, except SMBus. $I_{OH} = -2mA$	V _{DD} -0.45			V	1
Output Low Voltage	V_{IL}	Single-ended outputs, except SMBus. I _{OL} = -2mA			0.45	V	1
	I _{IN}	Single-ended inputs, $V_{IN} = GND$, $V_{IN} = VDD$	-5		5	uA	1
Input Current	I _{INP}	$\label{eq:VIN} Single-ended inputs \\ V_{IN} = 0 \text{ V}; \text{ Inputs with internal pull-up resistors} \\ V_{IN} = \text{VDD}; \text{ Inputs with internal pull-down resistors} $	-200		200	uA	1
Input Frequency	Fin	XTAL, or X1 input	23	25	27	MHz	1
Pin Inductance	L _{pin}	·			7	nΗ	1
Capacitance	C _{IN}	Logic Inputs, except DIF_IN	1.5		5	pF	1
Capacitance	C _{OUT}	Output pin capacitance			6	рF	1
Clk Stabilization	T _{STAB}	From V _{DD} Power-Up and after input clock stabilization or de-assertion of PD# to 1st clock		0.4	1.8	ms	1,2
SS Modulation Frequency	f _{MOD}	Allowable Frequency (Triangular Modulation)	31	31.6	32	kHz	1
OE# Latency	t _{LATOE#}	DIF start after OE# assertion DIF stop after OE# deassertion	1	2	3	clocks	1,3
Tdrive_PD#	t _{DRVPD}	DIF output enable after PD# de-assertion			300	us	1,3
Tfall	t _F	Fall time of single-ended control inputs			5	ns	1,2
Trise	t _R	Rise time of single-ended control inputs			5	ns	1,2
SMBus Input Low Voltage	V _{ILSMB}	$V_{DDSMB} = 3.3V$, see note 4 for $V_{DDSMB} < 3.3V$			0.8	V	1,4
SMBus Input High Voltage	V _{IHSMB}	$V_{DDSMB} = 3.3V$, see note 5 for $V_{DDSMB} < 3.3V$	2.1		3.6	V	1,5
SMBus Output Low Voltage	V _{OLSMB}	@ I _{PULLUP}			0.4	V	1
SMBus Sink Current	I _{PULLUP}	@ V _{OL}	4			mA	1
Nominal Bus Voltage	$V_{\rm DDSMB}$		1.7		3.6	V	1
SCLK/SDATA Rise Time	t _{RSMB}	(Max VIL - 0.15) to (Min VIH + 0.15)			1000	ns	1
SCLK/SDATA Fall Time	t _{FSMB}	(Min VIH + 0.15) to (Max VIL - 0.15)			300	ns	1
SMBus Operating Frequency	f _{MAXSMB}	Maximum SMBus operating frequency			400	kHz	1

¹ Guaranteed by design and characterization, not 100% tested in production.

² Control input must be monotonic from 20% to 80% of input swing.

³ Time from deassertion until outputs are >200 mV

 $^{^{4}}$ For $V_{DDSMB} < 3.3V$, $V_{ILSMB} <= 0.35V_{DDSMB}$

 $^{^{5}}$ For $V_{DDSMB} < 3.3V$, $V_{IHSMB} >= 0.65V_{DDSMB}$

Electrical Characteristics-DIF 0.7V Low Power HCSL Outputs

TA = T_{COM} or T_{IND}. Supply Voltage per VDD of normal operation conditions, See Test Loads for Loading Conditions

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Slew rate	Trf	Scope averaging on 3.0V/ns setting	2	3.1	4.3	V/ns	1, 2, 3
Siew rate	111	Scope averaging on 2.0V/ns setting	1.5	2.3	3.5	V/ns	1, 2, 3
Slew rate matching	∆Trf	Slew rate matching, Scope averaging on		3	20	%	1,2,4
Voltage High	V _{HIGH}	Statistical measurement on single-ended signal using oscilloscope math function. (Scope	660	794	850	mV	1,7
Voltage Low	V_{LOW}	averaging on)	-150	21	150	IIIV	1
Max Voltage	Vmax	Measurement on single ended signal using		816	1150	mV	1
Min Voltage	Vmin	absolute value. (Scope averaging off)	-300	-15		IIIV	1
Vswing	Vswing	Scope averaging off	300	1551		mV	1,2
Crossing Voltage (abs)	Vcross_abs	Scope averaging off	300	397	550	mV	1,5
Crossing Voltage (var)	∆-Vcross	Scope averaging off		15	140	mV	1,6

¹Guaranteed by design and characterization, not 100% tested in production.

Electrical Characteristics-Phase Jitter Parameters

TA = T_{COM} or T_{IND}: Supply Voltage per VDD of normal operation conditions, See Test Loads for Loading Conditions

						INDUSTRY		
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	LIMIT	UNITS	NOTES
	t _{jphPCleG1}	PCle Gen 1	20	25	35	86	ps (p-p)	1,2,3,5
Phone litter BCI Everence		PCIe Gen 2 Lo Band 10kHz < f < 1.5MHz	0.8	0.9	1.1	3	ps (rms)	1,2,5
Phase Jitter, PCI Express	T _{jphPCleG2}	PCIe Gen 2 High Band 1.5MHz < f < Nyquist (50MHz)	1.5	1.6	1.9	3.1	ps (rms)	1,2,5
	t _{jphPCleG3}	PCIe Gen 3 (PLL BW of 2-4MHz, CDR = 10MHz)	0.33	0.37	0.50	1	ps (rms)	1,2,4,5

¹ Guaranteed by design and characterization, not 100% tested in production.

² Measured from differential waveform

³ Slew rate is measured through the Vswing voltage range centered around differential 0V. This results in a +/-150mV window around differential 0V.

⁴ Matching applies to rising edge rate for Clock and falling edge rate for Clock#. It is measured using a +/-75mV window centered on the average cross point where Clock rising meets Clock# falling. The median cross point is used to calculate the voltage thresholds the oscilloscope is to use for the edge rate calculations.

⁵ Vcross is defined as voltage where Clock = Clock# measured on a component test board and only applies to the differential rising edge (i.e. Clock rising and Clock# falling).

⁶ The total variation of all Vcross measurements in any particular system. Note that this is a subset of Vcross_min/max (Vcross absolute) allowed. The intent is to limit Vcross induced modulation by setting Δ-Vcross to be smaller than Vcross absolute.

⁷ At default SMBus settings.

² See http://www.pcisig.com for complete specs

³ Sample size of at least 100K cycles. This figures extrapolates to 108ps pk-pk @ 1M cycles for a BER of 1-12.

⁴ Calculated from Intel-supplied Clock Jitter Tool

⁵ Applies to all differential outputs

Electrical Characteristics-REF

TA = T_{COM} or T_{IND}; Supply Voltage per VDD of normal operation conditions, See Test Loads for Loading Conditions

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	Notes
Long Accuracy	ppm	see Tperiod min-max values		0		ppm	1,2
Clock period	T_{period}	25 MHz output nominal		40		ns	1,2
Rise/Fall Slew Rate	t _{rf1}	Byte 3 = 1F, $V_{OH} = VDD-0.45V$, $V_{OL} = 0.45V$	0.5	1	2.5	V/ns	1,3
Rise/Fall Slew Rate	t _{rf1}	Byte 3 = 5F, $V_{OH} = VDD-0.45V$, $V_{OL} = 0.45V$	0.5	1.6	2.5	V/ns	1,3
Rise/Fall Slew Rate	t _{rf1}	Byte 3 = 9F, $V_{OH} = VDD-0.45V$, $V_{OL} = 0.45V$	0.5	2	2.5	V/ns	1,3
Rise/Fall Slew Rate	t _{rf1}	Byte 3 = DF, $V_{OH} = VDD-0.45V$, $V_{OL} = 0.45V$	0.5	2.1	2.5	V/ns	1,3
Duty Cycle	d _{t1}	$V_T = VDD/2 V$	45	53.1	55	%	1,4
Duty Cycle Distortion	d _{tcd}	$V_T = VDD/2 V$	0	2	4	%	1,5
Jitter, cycle to cycle	t _{jcyc-cyc}	$V_T = VDD/2 V$		19	250	ps	1,4
Noise floor	t _{jdBc1k}	1kHz offset		-130	-105	dBc	1,4
Noise floor	t _{jdBc10k}	10kHz offset to Nyquist		-140	-120	dBc	1,4
Jitter, phase	t _{jphREF}	12kHz to 5MHz		0.63	1.5	ps (rms)	1,4

¹Guaranteed by design and characterization, not 100% tested in production.

Clock Periods-Differential Outputs with Spread Spectrum Disabled

		Measurement Window								
	Comton	1 Clock	1us	0.1s	0.1s	0.1s	1us	1 Clock		
SSC OFF	Center Freq. MHz	-c2c jitter AbsPer Min	-SSC Short-Term Average Min	- ppm Long-Term Average Min	0 ppm Period Nominal	+ ppm Long-Term Average Max	+SSC Short-Term Average Max	+c2c jitter AbsPer Max	Units	Notes
DIF	100.00	9.94900		9.99900	10.00000	10.00100		10.05100	ns	1,2

Clock Periods-Differential Outputs with -0.5% Spread Spectrum Enabled

		Measurement Window								
	Center	1 Clock	1us	0.1s	0.1s	0.1s	1us	1 Clock		
SSC ON	Freq. MHz	-c2c jitter AbsPer Min	-SSC Short-Term Average Min	- ppm Long-Term Average Min	0 ppm Period Nominal	+ ppm Long-Term Average Max	+SSC Short-Term Average Max	+c2c jitter AbsPer Max	Units	Notes
DIF	99.75	9.94906	9.99906	10.02406	10.02506	10.02607	10.05107	10.10107	ns	1,2

¹Guaranteed by design and characterization, not 100% tested in production.

² All Long Term Accuracy and Clock Period specifications are guaranteed assuming that REF is trimmed to 25.00 MHz

³ Typical value occurs when REF slew rate is set to default value

⁴ When driven by a crystal.

⁵ When driven by an external oscillator via the X1 pin. X2 should be floating in this case.

² All Long Term Accuracy and Clock Period specifications are guaranteed assuming that REF is trimmed to 25.00 MHz

General SMBus Serial Interface Information

How to Write

- · Controller (host) sends a start bit
- · Controller (host) sends the write address
- · IDT clock will acknowledge
- Controller (host) sends the beginning byte location = N
- IDT clock will acknowledge
- Controller (host) sends the byte count = X
- IDT clock will acknowledge
- Controller (host) starts sending Byte N through Byte N+X-1
- IDT clock will acknowledge each byte one at a time
- · Controller (host) sends a Stop bit

	Index Block Write Operation								
Controll	er (Host)		IDT (Slave/Receiver)						
Т	starT bit								
Slave A	Address								
WR	WRite								
			ACK						
Beginning	g Byte = N								
			ACK						
Data Byte	Count = X								
			ACK						
Beginnin	ig Byte N								
			ACK						
0		×							
0		X Byte	0						
0		Ð	0						
			0						
Byte N	+ X - 1								
			ACK						
Р	stoP bit								

Note: Read/Write address is determined by SADR latch.

How to Read

- · Controller (host) will send a start bit
- Controller (host) sends the write address
- IDT clock will acknowledge
- Controller (host) sends the beginning byte location = N
- IDT clock will acknowledge
- · Controller (host) will send a separate start bit
- · Controller (host) sends the read address
- IDT clock will acknowledge
- IDT clock will send the data byte count = X
- IDT clock sends Byte N+X-1
- IDT clock sends Byte 0 through Byte X (if X_(H) was written to Byte 8)
- · Controller (host) will need to acknowledge each byte
- · Controller (host) will send a not acknowledge bit
- · Controller (host) will send a stop bit

	Index Block Read Operation				
Cor	ntroller (Host)		IDT (Slave/Receiver)		
Т	starT bit				
SI	Slave Address				
WR	WRite				
			ACK		
Begi	nning Byte = N				
			ACK		
RT	Repeat starT				
SI	ave Address				
RD	ReaD				
			ACK		
			Data Byte Count=X		
	ACK				
			Beginning Byte N		
	ACK				
		<u>e</u>	0		
	0	X Byte	0		
	0	×	0		
0					
			Byte N + X - 1		
N	Not acknowledge				
Р	stoP bit				

9FGV0241

SMBus Table: Output Enable Register

Byte 0	Name	Control Function	Type	0	1	Default	
Bit 7		Reserved				1	
Bit 6		Reserved					
Bit 5		Reserved				1	
Bit 4		Reserved				1	
Bit 3		Reserved				1	
Bit 2	DIF OE1	Output Enable	RW	Low/Low	Enabled	1	
Bit 1	DIF OE0 Output Enable RW Low/Low Enabled						
Bit 0		Reserved				1	

SMBus Table: SS Readback and Vhigh Control Register

Byte 1	Name	Control Function	Туре	0	1	Default
Bit 7	SSENRB1	SS Enable Readback Bit1	R	00' for SS_EN_tri = 0, '01' for SS_EN_tri		Latch
Bit 6	SSENRB1	SS Enable Readback Bit0	R	= 'M', '11 for S	S_EN_tri = '1'	Latch
Bit 5	SSEN_SWCNTRL	Enable SW control of SS	RW	SS control locked	Values in B1[4:3] control SS amount.	0
Bit 4	SSENSW1	SS Enable Software Ctl Bit1	RW ¹	00' = SS Off, '0	1' = -0.25% SS,	0
Bit 3	SSENSW0	SS Enable Software Ctl Bit0	RW ¹	'10' = Reserved	'11'= -0.5% SS	0
Bit 2		Reserved				1
Bit 1	AMPLITUDE 1	Controls Output Amplitude	RW	00 = 0.6V	01 = 0.7V	1
Bit 0	AMPLITUDE 0	Sontiols Catput Amplitude	RW	10= 0.8V	11 = 0.9V	0

^{1.} B1[5] must be set to a 1 for these bits to have any effect on the part.

SMBus Table: DIF Slew Rate Control Register

Byte 2	Name	Control Function	Type	0	1	Default
Bit 7		Reserved				1
Bit 6		Reserved				1
Bit 5	Reserved					1
Bit 4		Reserved				1
Bit 3		Reserved				1
Bit 2	SLEWRATESEL DIF1	Adjust Slew Rate of DIF1	RW	2.0V/ns	3.0V/ns	1
Bit 1	SLEWRATESEL DIF0	Adjust Slew Rate of DIF0	RW	2.0V/ns	3.0V/ns	1
Bit 0		Reserved				1

SMBus Table: REF Control Register

Byte 3	Name	Control Function	Type	0	1	Default
Bit 7	REF	Slew Rate Control	RW	00 = Slowest	01 = Slow	0
Bit 6	REF	Siew Rate Control	RW	10 = Fast	11 = Faster	1
Bit 5	REF Power Down Function Wake-on-Lan Enable for REF		RW	REF does not run in	REF runs in Power	Λ
Dit 3	INEL I OWEL DOWN I direction	Wake-on-Lan Enable for IVE	IXVV	Power Down	Down	o l
Bit 4	REF OE	REF Output Enable	RW	Low	Enabled	1
Bit 3		Reserved				1
Bit 2	Reserved					1
Bit 1	Reserved					1
Bit 0		Reserved				1

Byte 4 is reserved and reads back 'hFF'.

SMBus Table: Revision and Vendor ID Register

Byte 5	Name	Control Function	Туре	0	1	Default
Bit 7	RID3		R			0
Bit 6	RID2	Revision ID	R	A rev = 0000		0
Bit 5	RID1	Revision ID	R	A IEV -	- 0000	0
Bit 4	RID0		R		0	
Bit 3	VID3		R			0
Bit 2	VID2	VENDOR ID	R	0001	- IDT	0
Bit 1	VID1	VENDOR ID	R	0001	0001 = IDT	
Bit 0	VID0		R			1

SMBus Table: Device Type/Device ID

Byte 6	Name	Control Function	Туре	0	1	Default
Bit 7	Device Type1	Device Type	R	00 = FGV,	01 = DBV,	0
Bit 6	Device Type0	Device Type	R	10 = DMV, 1	0	
Bit 5	Device ID5		R			0
Bit 4	Device ID4		R	00010 binary or 02 hex		0
Bit 3	Device ID3	Device ID	R			0
Bit 2	Device ID2	Device ib	R	000 TO DITIAL	TO billary of 02 flex	
Bit 1	Device ID1		R			1
Bit 0	Device ID0		R			0

SMBus Table: Byte Count Register

Byte 7	Name	Control Function	Туре	0	1	Default	
Bit 7	Reserved						
Bit 6		Reserved					
Bit 5	Reserved					0	
Bit 4	BC4		RW			0	
Bit 3	BC3		RW	Writing to this regist	er will configure how	1	
Bit 2	BC2	Byte Count Programming	RW	many bytes will be r	read back, default is	0	
Bit 1	BC1		RW	= 8 b	ytes.	0	
Bit 0	BC0		RW			0	

Recommended Crystal Characteristics (3225 package)

PARAMETER	VALUE	UNITS	NOTES
Frequency	25	MHz	1
Resonance Mode	Fundamental	1	1
Frequency Tolerance @ 25°C	±20	PPM Max	1
Frequency Stability, ref @ 25°C Over Operating Temperature Range	±20	PPM Max	1
Temperature Range (commerical)	0~70	°C	1
Temperature Range (industrial)	-40~85	°C	2
Equivalent Series Resistance (ESR)	50	Ω Max	1
Shunt Capacitance (C _O)	7	pF Max	1
Load Capacitance (C _L)	8	pF Max	1
Drive Level	0.3	mW Max	1
Aging per year	±5	PPM Max	1

Notes:

- 1. FOX 603-25-150.
- 2. For I-temp, FOX 603-25-261.

Thermal Characteristics

PARAMETER	SYMBOL	CONDITIONS	PKG	TYP VALUE	UNITS	NOTES
Thermal Resistance	θ_{JC}	Junction to Case	62 5.4 NLG20 50 NLG24 43 39 38	62	°C/W	1
	θ_{Jb}	Junction to Base		5.4	°C/W	1
	θ_{JA0}	Junction to Air, still air		50	°C/W	1
	θ_{JA1}	Junction to Air, 1 m/s air flow		43	°C/W	1
	θ_{JA3}	Junction to Air, 3 m/s air flow		39	°C/W	1
	θ_{JA5}	Junction to Air, 5 m/s air flow		°C/W	1	

¹ePad soldered to board

Marking Diagrams






Notes:

- 1. 'LOT' is the lot number.
- 2. 'YYWW' is the last two digits of the year and week that the part was assembled.
- 3. 'L' denotes RoHS compliant package.
- 4. 'I' denotes industrial temperature grade.

Package Outline and Package Dimensions (NLG24)



	Millimeters		
Symbol	Min	Max	
Α	0.80	1.00	
A1	0	0.05	
A3	0.25 Reference		
b	0.18	0.30	
е	0.50 BASIC		
D x E BASIC	4.00 x 4.00		
D2 MIN./MAX.	2.3	2.55	
E2 MIN./MAX.	2.3	2.55	
L MIN./MAX.	0.30	0.50	
N	24		
N _D	D 6		
N _E	6		

Ordering Information

Part / Order Number	Shipping Packaging	Package	Temperature
9FGV0241AKLF	Tubes	24-pin VFQFPN	0 to +70° C
9FGV0241AKLFT	Tape and Reel	24-pin VFQFPN	0 to +70° C
9FGV0241AKILF	Tubes	24-pin VFQFPN	-40 to +85° C
9FGV0241AKILFT	Tape and Reel	24-pin VFQFPN	-40 to +85° C

[&]quot;LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

[&]quot;A" is the device revision designator (will not correlate with the datasheet revision).

Revision History

Rev.	Issue Date	Intiator	Description	Page #
А	8/15/2012	RDW	 Changed Description, Recommended Application and DS title to say "Clock Generator" instead of "Frequency Generator" Changed Output Features text. Updated block diagram to highlight internal terminations. Highlighted the standby power pins in the pinout (pins 4,5,8) Added footnote 1 to Power Management Table Cleaned up the Test Load Diagrams and merged with Alternate Terminations Diagram. Updated electrical tables with char data, removed "Clock Periods-Single-ended Outputs" table which was redundant. Updated footnote two on Clock Periods Table. Changed integration range for phase jitter calculation of REF from "12kHz to 20MHz" to "12kHz to 5MHz" Corrected Byte 6 Added Thermal Data and Recommended Crystal tables Move to final. 	1,2,4,5- 8,11-13
В	12/19/2012	АТ	1. Added SADR column to SMBus Address Selection table. 2. Changed VIH min. from 0.65*VDD to 0.75*VDD, VIM min. from 0.35*VDD to 0.4*VDD and max. from 0.65*VDD to 0.6*VDD, and VIL max. from 0.35*VDD to 0.25*VDD	2,6
С	7/24/2103	RDW	 Minor updates to electrical characterisitcs per additional char data. Idd reduced for 9FGV0241 Slew rate parameters for each setting for REF output added to table. Typical values updated. Changed descriptions of Byte 3, bits 7:6 to "Slowest, Slow, Fast, Faster, since actual values are now included in the REF Electrical Table. 	5-8,10
D	9/10/2014	RDW	Updated Ordering Information/Shipping Pacakging from "Trays" to "Tubes".	13
E	2/3/2015	RDW	Updated IDDAOP and IDDOP typ and max specs per latest characterization review.	5
F	11/30/2015	RDW	Updated block diagram	1
G	1/4/2016	RDW	Corrected typo in ordering information; changed rev "B" to rev "A"	13
Н	10/18/2016	RDW	Removed IDT crystal part number	

9FGV0241

Innovate with IDT and accelerate your future networks. Contact:

www.IDT.com

For Sales

800-345-7015 408-284-8200 Fax: 408-284-2775 For Tech Support

www.idt.com/go/support

Corporate Headquarters

Integrated Device Technology, Inc. www.idt.com

