## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

## HiRel FPGAs

## Features

- Highly Predictable Performance with $100 \%$ Automatic Placement and Routing
- Device Sizes from 1,200 to 20,000 Gates
- Up to 6 Fast, Low-Skew Clock Networks
- Up to 202 User-Programmable I/O Pins
- More Than 500 Macro Functions
- Up to 1,276 Dedicated Flip-Flops
- I/0 Drive to 10 mA
- Devices Available to DSCC SMD
- CQFP and CPGA Packaging
- Nonvolatile, User Programmable
- Logic Fully Tested Prior to Shipment
- $100 \%$ Military Temperature Tested $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$
- QML Certified Devices
- Proven Reliability Data Available
- Successful Military/Avionics Supplier for Over 10 Years


## ACT 3 Features

- Highest-Performance, Highest-Capacity FPGA Family
- System Performance to 60 MHz over Military Temperature
- Low-Power 0.8 CM CMOS Technology


## 3200DX Features

- 100 MHz System Logic Integration
- Highest Speed FPGA SRAM, up to 2.5 kbits Configurable Dual-Port SRAM
- Fast Wide-Decode Circuitry
- Low-Power 0.6 $\mu$ CMOS Technology


## 1200XL Features

- Pin for Pin Compatible with ACT 2
- System Performance to 50 MHz over Military Temperature
- Low-Power 0.6 CM CMOS Technology


## ACT 2 Features

- Best-Value, High-Capacity FPGA Family
- System Performance to 40 MHz over Military Temperature
- Low-Power 1.0p CMOS Technology


## ACT 1 Features

- Lowest-Cost FPGA Family
- System Performance to 20 MHz over Military Temperature
- Low-Power 1.0 1 CMOS Technology


## Product Family Profile (more devices on page 2)

| Family <br> Device | 3200DX |  | ACT 3 |  |  | $\begin{gathered} \text { 1200XL } \\ \text { A1280XL } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | A32100DX | A32200DX | A1425A | A1460A | A14100A |  |
| Capacity |  |  |  |  |  |  |
| System Gates | 15,000 | 30,000 | 3,750 | 9,000 | 15,000 | 12,000 |
| Logic Gates | 10,000 | 20,000 | 2,500 | 6,000 | 10,000 | 8,000 |
| SRAM Bits | 2,048 | 2,560 | NA | NA | NA |  |
| Logic Modules | 1,362 | 2,414 | 310 | 848 | 1,377 | 1,232 |
| S-Modules | 700 | 1,230 | 160 | 432 | 697 | 624 |
| C-Modules | 662 | 1,184 | 150 | 416 | 680 | 608 |
| Decode | 20 | 24 | NA | NA | NA | NA |
| Flip-Flops (Maximum) | 738 | 1,276 | 435 | 976 | 1,493 | 998 |
| User I/Os (Maximum) | 152 | 202 | 100 | 168 | 228 | 140 |
| Performance System Speed (maximum) | 55 MHz | 55 MHz | 60 MHz | 60 MHz | 60 MHz | 50 MHz |
| Packages (by Pin Count) |  |  |  |  |  |  |
| CPGA |  |  | 133 | 207 | 257 | 176 |
| CQFP | 84 | 208, 256 | 132 | 196 | 256 | 172 |

## Product Family Profile

|  | Family | ACT 2 |  | ACT 1 |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  | Device | A1240A | A1280A | A1010B |  | A1020B

## High-Reliability, Low-Risk Solution

Actel builds the most reliable field programmable gate arrays (FPGAs) in the industry, with overall antifuse reliability ratings of less than 10 Failures-In-Time (FITs), corresponding to a useful life of more than 40 years. Actel FPGAs have been production proven, with more than five million devices shipped and more than one trillion antifuses manufactured. Actel devices are fully tested prior to shipment, with an outgoing defect level of less than 100 ppm . (Further reliability data is available in the Actel Device Reliability Report, at http://www.actel.com/hirel).

## Benefits

## Minimized Cost Risk

With Actel's line of development tools, designers can produce as many chips as they choose for just the cost of the device itself. There will be no NRE charges to cut into the development budget each time a new design is tried.

## Minimized Time Risk

After the design is entered, placement and routing is automatic, and programming the device takes only about 5 to 15 minutes for an average design. Designers save time in the design entry process by using tools with which they are familiar.

## Minimized Reliability Risk

The PLICE antifuse is a one-time programmable, nonvolatile connection. Since Actel devices are permanently programmed, no downloading from EPROM or SRAM storage is required. Inadvertent erasure is impossible, and there is no need to reload the program after power disruptions. Fabrication using a low-power CMOS process means cooler
junction temperatures. Actel's non-PLD architecture delivers lower dynamic operating current. Our reliability tests show a very low failure rate of 6.6 FITs at $90^{\circ} \mathrm{C}$ junction temperature with no degradation in AC performance. Special stress testing at wafer test eliminates infant mortalities prior to packaging.

## Minimized Security Risk

Reverse engineering of programmed Actel devices from optical or electrical data is extremely difficult. Programmed antifuses cannot be identified from a photograph or by using an SEM. The antifuse map cannot be deciphered either electrically or by microprobing. Each device has a silicon signature that identifies its origins, down to the wafer lot and fabrication facility.

## Minimized Testing Risk

Unprogrammed Actel parts are extensively tested at the factory. Routing tracks, logic modules, and programming, debug and test circuits are 100 percent tested before shipment. AC performance is ensured by special speed path tests, and programming circuitry is verified on test antifuses. During the programming process, an algorithm is run to ensure that all antifuses are correctly programmed. In addition, Actel's Silicon Explorer diagnostic tool uses ActionProbe circuitry, allowing 100 percent observability of all internal nodes to check and debug the design.

## Actel FPGA Description

The Actel families of FPGAs offer a variety of packages, speed/performance characteristics, and processing levels for use in all high reliability and military applications. Devices are implemented in a silicon gate, two-level metal CMOS process, utilizing Actel's PLICE antifuse technology. This
unique architecture offers gate array flexibility, high performance, and quick turnaround through user programming. Device utilization is typically 95 percent of available logic modules. All Actel devices include on-chip clock drivers and a hard-wired distribution network.

User-definable I/Os are capable of driving at both TTL and CMOS drive levels. Available packages for the military are the Ceramic Quad Flat Pack (CQFP) and the Ceramic Pin Grid Array (CPGA). See the "Product Plan" section on page 6 for details.

## QML Certification

Actel has achieved full QML certification, demonstrating that quality management, procedures, processes, and controls are in place and comply with MIL-PRF-38535, the performance specification used by the Department of Defense for monolithic integrated circuits. QML certification is a good example of Actel's commitment to supplying the highest quality products for all types of high-reliability, military and space applications.
Many suppliers of microelectronics components have implemented QML as their primary worldwide business system. Appropriate use of this system not only helps in the implementation of advanced technologies, but also allows for a quality, reliable and cost-effective logistics support throughout QML products' life cycles.

## Development Tool Support

The HiRel devices are fully supported by Actel's line of FPGA development tools, including the Actel DeskTOP series and Designer Advantage tools. The Actel DeskTOP Series is an integrated design environment for PCs that includes design entry, simulation, synthesis, and place and route tools. Designer Advantage is Actel's suite of FPGA development point tools for PCs and Workstations that includes the ACTgen Macro Builder, Designer with DirectTime timing driven place and route and analysis tools, and device programming software.

In addition, the HiRel devices contain ActionProbe circuitry that provides built-in access to every node in a design, enabling 100 percent real-time observation and analysis of a device's internal logic nodes without design iteration. The probe circuitry is accessed by Silicon Explorer, an easy to use integrated verification and logic analysis tool that can sample data at 100 MHz (asynchronous) or 66 MHz (synchronous). Silicon Explorer attaches to a PC's standard COM port, turning the PC into a fully functional 18 channel logic analyzer. Silicon Explorer allows designers to complete the design verification process at their desks and reduces verification time from several hours per cycle to a few seconds.

## ACT 3 Description

The ACT 3 family is the third-generation Actel FPGA family. This family offers the highest-performance and highest-capacity devices, ranging from 2,500 to 10,000 gates, with system performance up to 60 MHz over the military temperature range. The devices have four clock distribution networks, including dedicated array and I/O clocks. In addition, the ACT 3 family offers the highest I/0-to-gate ratio available. ACT 3 devices are manufactured using $0.8 \mu$ CMOS technology.

## 1200XL/3200DX Description

3200 DX and 1200XL FPGAs were designed to integrate system logic which is typically implemented in multiple CPLDs, PALs, and FPGAs. These devices provide the features and performance required for today's complex, high-speed digital logic systems. The 3200DX family offers the industry's fastest dual-port SRAM for implementing fast FIFOs, LIFOs, and temporary data storage.

## ACT 2 Description

The ACT 2 family is the second-generation Actel FPGA family. This family offers the best-value, high-capacity devices, ranging from 4,000 to 8,000 gates, with system performance up to 40 MHz over the military temperature range. The devices have two routed array clock distribution networks. ACT 2 devices are manufactured using 1.0 1 CMOS technology.

## ACT 1 Description

The ACT 1 family is the first Actel FPGA family and the first antifuse-based FPGA. This family offers the lowest-cost logic integration, with devices ranging from 1,200 to 2,000 gates, with system performance up to 20 MHz over the military temperature range. The devices have one routed array clock distribution network. ACT 1 devices are manufactured using 1.0 1 CMOS technology.

## Military Device Ordering Information



```
\(\mathrm{C}=\) Commercial ( 0 to \(+70^{\circ} \mathrm{C}\) )
\(\mathrm{M}=\) Military \(\left(-55\right.\) to \(\left.+125^{\circ} \mathrm{C}\right)\)
B = MIL-STD-883 Class B
\(\mathrm{E}=\) Extended Flow (Space Level)
Package Lead Count
Package Type
CQ = Ceramic Quad Flat Pack (CQFP)
PG = Ceramic Pin Grid Array (CPGA)
Speed Grade
Std = Standard Speed
\(-1=\) Approximately \(15 \%\) faster than Standard
Device Revision
Part Number
```

```
A1010 = 1,200 Gates-ACT 1
```

A1010 = 1,200 Gates-ACT 1
A1020 = 2,000 Gates-ACT 1
A1020 = 2,000 Gates-ACT 1
A1240 = 4,000 Gates-ACT 2
A1240 = 4,000 Gates-ACT 2
A1280 = 8,000 Gates-ACT 2/1200XL
A1280 = 8,000 Gates-ACT 2/1200XL
A1425 = 2,500 Gates-ACT 3
A1425 = 2,500 Gates-ACT 3
A1460 = 6,000 Gates-ACT 3
A1460 = 6,000 Gates-ACT 3
A14100 = 10,000 Gates-ACT 3
A14100 = 10,000 Gates-ACT 3
A32100 = 10,000 Gates-3200DX
A32100 = 10,000 Gates-3200DX
A32200 = 20,000 Gates-3200DX

```
A32200 = 20,000 Gates-3200DX
```


## DESC SMD/Actel Part Number Cross Reference

| Actel Part Number (Gold Leads) | DSCC SMD <br> (Gold Leads) | DSCC SMD <br> (Solder Dipped) |
| :---: | :---: | :---: |
| A1010B-PG84B | 5962-9096403MXC | 5962-9096403MXA |
| A1010B-1PG84B | 5962-9096404MXC | 5962-9096404MXA |
| A1020B-PG84B | 5962-9096503MUC | 5962-9096503MUA |
| A1020B-1PG84B | 5962-9096504MUC | 5962-9096504MUA |
| A1020B-CQ84B | 5962-9096503MTC | 5962-9096503MTA |
| A1020B-1CQ84B | 5962-9096504MTC | 5962-9096504MTA |
| A1240A-PG132B | 5962-9322101MXC | 5962-9322101MXA |
| A1240A-1PG132B | 5962-9322102MXC | 5962-9322102MXA |
| A1280A-PG176B | 5962-9215601MXC | 5962-9215601MXA |
| A1280A-1PG176B | 5962-9215602MXC | 5962-9215602MXA |
| A1280A-CQ172B | 5962-9215601MYC | 5962-9215601MYA |
| A1280A-1CQ172B | 5962-9215602MYC | 5962-9215602MYA |
| A1425A-PG133B | 5962-9552001MXC | N/A |
| A1425A-1PG133B | 5962-9552002MXC | N/A |
| A1425A-CQ132B | 5962-9552001MYC | N/A |
| A1425A-1CQ132B | 5962-9552002MYC | N/A |
| A1460A-PG207B | 5962-9550801MXC | N/A |
| A1460A-1PG207B | 5962-9550802MXC | N/A |
| A1460A-CQ196B | 5962-9550801MYC | N/A |
| A1460A-1CQ196B | 5962-9550802MYC | N/A |
| A14100A-PG257B | 5962-9552101MXC | N/A |
| A14100A-1PG257B | 5962-9552102MXC | N/A |
| A14100A-CQ256B | 5962-9552101MYC | N/A |
| A14100A-1CQ256B | 5962-9552102MYC | N/A |
| A32100DX-CQ84B | 5962-9875901QXC | N/A |
| A32100DX-1CQ84B | 5962-9857902QXC | N/A |
| A32200DX-CQ256B | 5962-9952701QXC | N/A |
| A32200DX-1CQ256B | 5962-9952702QXC | N/A |
| A32200DX-CQ208B | 5962-9952701QYC | N/A |
| A32200DX-1CQ208B | 5962-9952702QYC | N/A |

Product Plan

| 3200DX Family | Speed Grade |  | Application |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Std | -1* | C | M | B | E |
| A32100DX Device |  |  |  |  |  |  |
| 84-pin Ceramic Quad Flat Pack (CQFP) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | - |
| A32200DX Device |  |  |  |  |  |  |
| 208-pin Ceramic Quad Flat Pack (CQFP) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | - |
| 256-pin Ceramic Quad Flat Pack (CQFP) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | - |
| ACT 3 Family |  |  |  |  |  |  |
| A1425A Device |  |  |  |  |  |  |
| 132-pin Ceramic Quad Flat Pack (CQFP) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |
| 133-pin Ceramic Pin Grid Array (CPGA) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |
| A1460A Device |  |  |  |  |  |  |
| 196-pin Ceramic Quad Flat Pack (CQFP) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |
| 207-pin Ceramic Pin Grid Array (CPGA) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |
| A14100A Device |  |  |  |  |  |  |
| 256-pin Ceramic Quad Flat Pack (CQFP) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |
| 257-pin Ceramic Pin Grid Array (CPGA) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |
| 1200XL Family |  |  |  |  |  |  |
| A1280XL Device |  |  |  |  |  |  |
| 172-pin Ceramic Quad Flat Pack (CQFP) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | - |
| 176-pin Ceramic Pin Grid Array (CPGA) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | - |
| ACT 2 Family |  |  |  |  |  |  |
| A1240A Device |  |  |  |  |  |  |
| 132-pin Ceramic Pin Grid Array (CPGA) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | - |
| A1280A Device |  |  |  |  |  |  |
| 172-pin Ceramic Quad Flat Pack (CQFP) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |
| 176-pin Ceramic Pin Grid Array (CPGA) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |
| ACT 1 Family |  |  |  |  |  |  |
| A1010B Device |  |  |  |  |  |  |
| 84-pin Ceramic Pin Grid Array (CPGA) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | - |
| A1020B Device |  |  |  |  |  |  |
| 84-pin Ceramic Quad Flat Pack (CQFP) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |
| 84-pin Ceramic Pin Grid Array (CPGA) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |
| $\text { Applications: } \begin{aligned} C & =\text { Commercial Availability: } \\ M & =\text { Military } \\ B & =\text { MIL-STD-883 } \\ & \\ E & =\text { Extended Flow } \end{aligned}$ | $\begin{aligned} &=A l \\ &= N \end{aligned}$ |  | de: | prox | ter | dard |

## 3200DX Device Resources

|  |  |  | User I/Os |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| FPGA <br> Device Type | Logic <br> Modules | Gate Array <br> Equivalent <br> Gates |  | CQFP |  |
| A32100DX | 1,362 | 10,000 | 84-pin | 208-pin | 256-pin |
| A32200DX | 2,414 | 20,000 | 60 | - | - |

## ACT 3 Device Resources

| FPGA Device Type | Logic Modules | Gate Array Equivalent Gates | User I/Os |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 132-pin | CQFP 196-pin | 256-pin | 133-pin | CPGA <br> 207-pin | 257-pin |
| A1425A | 310 | 2,500 | 100 | - | - | 100 | - | - |
| A1460A | 848 | 6,000 | - | 168 | - | - | 168 | - |
| A14100A | 1,377 | 10,000 | - | - | 228 | - | - | 228 |

## 1200XL Device Resources

|  |  | User I/Os |  |  |
| :---: | :---: | :---: | :---: | :---: |
| FPGA <br> Device Type | Logic <br> Modules | Gate Array <br> Equivalent <br> Gates | CQFP | CPGA |
| A1280XL | 1,232 | 8,000 | 172-pin |  |

## ACT 2 Device Resources

|  |  | User I/Os |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FPGA <br> Device Type | Logic <br> Modules | Gate Array <br> Equivalent <br> Gates | CQFP |  | CPGA |  |
| A1240A | 684 | 4,000 | 172-pin | - | 132-pin | 176-pin |
| A1280A | 1,232 | 8,000 | 140 | - | - |  |

## ACT 1 Device Resources

| FPGA <br> Device Type | Logic Modules | Gate Array Equivalent Gates | User I/Os |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & \hline \text { CQFP } \\ & \text { 84-pin } \end{aligned}$ | $\begin{aligned} & \text { CPGA } \\ & \text { 84-pin } \end{aligned}$ |
| A1010B | 295 | 1,200 | - | 57 |
| A1020B | 547 | 2,000 | 69 | 69 |

## Actel MIL-STD-883 Product Flow

| Step | Screen | 883 Method | 883-Class B Requirement |
| :---: | :---: | :---: | :---: |
| 1. | Internal Visual | 2010, Test Condition B | 100\% |
| 2. | Temperature Cycling | 1010, Test Condition C | 100\% |
| 3. | Constant Acceleration | 2001, Test Condition D or E, $\mathrm{Y}_{1}$, Orientation Only | 100\% |
| 4. | Seal <br> a. Fine <br> b. Gross | 1014 | $\begin{aligned} & 100 \% \\ & 100 \% \end{aligned}$ |
| 5. | Visual Inspection | 2009 | 100\% |
| 6. | Pre-Burn-In Electrical Parameters | In accordance with applicable Actel device specification | 100\% |
| 7. | Burn-in Test | 1015, Condition D, 160 hours @ $125^{\circ} \mathrm{C}$ or 80 hours @ $150^{\circ} \mathrm{C}$ | 100\% |
| 8. | Interim (Post-Burn-In) Electrical Parameters | In accordance with applicable Actel device specification | 100\% |
| 9. | Percent Defective Allowable | 5\% | All Lots |
| 10. | Final Electrical Test <br> a. Static Tests <br> (1) $25^{\circ} \mathrm{C}$ (Subgroup 1, Table I) <br> (2) $-55^{\circ} \mathrm{C}$ and $+125^{\circ} \mathrm{C}$ (Subgroups 2, 3, Table I) <br> b. Functional Tests <br> (1) $25^{\circ} \mathrm{C}$ (Subgroup 7, Table I) <br> (2) $-55^{\circ} \mathrm{C}$ and $+125^{\circ} \mathrm{C}$ (Subgroups 8A and 8B, Table I) <br> c. Switching Tests at $25^{\circ} \mathrm{C}$ (Subgroup 9, Table I) | In accordance with applicable Actel device specification, which includes $a, b$, and $c$ : <br> 5005 <br> 5005 <br> 5005 <br> 5005 <br> 5005 | 100\% <br> 100\% <br> 100\% |
| 11. | External Visual | 2009 | 100\% |

Note: $\quad$ When Destructive Physical Analysis (DPA) is performed on Class B devices, the step coverage requirement as specified in Method 2018 must be waived.

## Actel Extended Flow ${ }^{1}$

| Step | Screen | Method | Requirement |
| :---: | :---: | :---: | :---: |
| 1. | Wafer Lot Acceptance ${ }^{2}$ | 5007 with Step Coverage Waiver | All Lots |
| 2. | Destructive In-Line Bond Pull ${ }^{3}$ | 2011, Condition D | Sample |
| 3. | Internal Visual | 2010, Condition A | 100\% |
| 4. | Serialization |  | 100\% |
| 5. | Temperature Cycling | 1010, Condition C | 100\% |
| 6. | Constant Acceleration | 2001, Condition D or E, $\mathrm{Y}_{1}$ Orientation Only | 100\% |
| 7. | Particle Impact Noise Detection | 2020, Condition A | 100\% |
| 8. | Radiographic | 2012 (one view only) | 100\% |
| 9. | Pre-Burn-In Test | In accordance with applicable Actel device specification | 100\% |
| 10. | Burn-in Test | 1015, Condition D, 240 hours @ $125^{\circ} \mathrm{C}$ minimum | 100\% |
| 11. | Interim (Post-Burn-In) Electrical Parameters | In accordance with applicable Actel device specification | 100\% |
| 12. | Reverse Bias Burn-In | 1015, Condition C, 72 hours @ $150^{\circ} \mathrm{C}$ minimum | 100\% |
| 13. | Interim (Post-Burn-In) Electrical Parameters | In accordance with applicable Actel device specification | 100\% |
| 14. | Percent Defective Allowable (PDA) Calculation | 5\%, 3\% Functional Parameters @ $25^{\circ} \mathrm{C}$ | All Lots |
| 15. | Final Electrical Test | In accordance with Actel applicable device specification which includes $a, b$, and $c$ : | 100\% |
|  | a. Static Tests <br> (1) $25^{\circ} \mathrm{C}$ (Subgroup 1, Table1) <br> (2) $-55^{\circ} \mathrm{C}$ and $+125^{\circ} \mathrm{C}$ (Subgroups 2, 3, Table 1) | $\begin{aligned} & 5005 \\ & 5005 \end{aligned}$ | 100\% |
|  | b. Functional Tests <br> (1) $25^{\circ} \mathrm{C}$ <br> (Subgroup 7, Table 15) <br> (2) $-55^{\circ} \mathrm{C}$ and $+125^{\circ} \mathrm{C}$ <br> (Subgroups 8A and B, Table 1) | $\begin{aligned} & 5005 \\ & 5005 \end{aligned}$ | 100\% |
|  | c. Switching Tests at $25^{\circ} \mathrm{C}$ (Subgroup 9, Table 1) | $5005$ | 100\% |
| 16. | Seal <br> a. Fine <br> b. Gross | 1014 | 100\% |
| 17. | External Visual | 2009 | 100\% |

Notes:

1. Actel offers the extended flow for customers who require additional screening beyond the requirements of the MIL-STD-833, Class B. Actel is compliant to the requirements of MIL-STD-883, Paragraph 1.2.1, and MIL-I-38535, Appendix A. Actel is offering this extended flow incorporating the majority of the screening procedures as outlined in Method 5004 of MIL-STD-883, Class S. The exceptions to Method 5004 are shown in notes 2 and 3 below.
2. Wafer lot acceptance is performed to Method 5007; however, the step coverage requirement as specified in Method 2018 must be waived.
3. MIL-STD-883, Method 5004 requires 100 percent Radiation latch-up testing (Method 1020). Actel will not be performing any radiation testing, and this requirement must be waived in its entirety.

Absolute Maximum Ratings ${ }^{1}$
Free air temperature range

| Symbol | Parameter | Limits | Units |
| :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | DC Supply Voltage ${ }^{2,3,4}$ | -0.5 to +7.0 | V |
| $\mathrm{~V}_{\mathrm{I}}$ | Input Voltage | -0.5 to $\mathrm{V}_{\mathrm{CC}}+0.5$ | V |
| $\mathrm{~V}_{\mathrm{O}}$ | Output Voltage | -0.5 to $\mathrm{V}_{\mathrm{CC}}+0.5$ | V |
| $\mathrm{I}_{\mathrm{IO}}$ | $\mathrm{I} / \mathrm{O}$ Source Sink <br> Current $^{5}$ | $\pm 20$ | mA |
| $\mathrm{~T}_{\text {STG }}$ | Storage Temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

## Notes:

1. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Devices should not be operated outside the recommended operating conditions.
2. $V_{P P}=V_{C C}$, except during device programming.
3. $V_{S V}=V_{C C}$, except during device programming.
4. $V_{K S}=G N D$, except during device programming.
5. Device inputs are normally high impedance and draw extremely low current. However, when input voltage is greater than $V_{C C}+$ 0.5 V or less than GND - 0.5V, the internal protection diode will be forward biased and can draw excessive current.

## Recommended Operating Conditions

| Parameter | Commercial | Military | Units |
| :--- | :---: | :---: | :---: |
| Temperature <br> Range | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| Power Supply <br> Tolerance | $\pm 5$ | $\pm 10$ | $\% \mathrm{~V}_{\mathrm{CC}}$ |

## Notes:

1. Ambient temperature $\left(T_{A}\right)$ is used for commercial and industrial; case temperature ( $T_{C}$ ) is used for military.
2. All power supplies must be in the recommended operating range. For more information, refer to the Power-Up Design Considerations application note at http://www.actel.com/appnotes.

## Electrical Specifications



## Notes:

1. Actel devices can drive and receive either CMOS or TTL signal levels. No assignment of I/Os as TTL or CMOS is required.
2. Tested one output at a time, $V_{C C}=m i n$.
3. Not tested; for information only.
4. $V_{\text {OUT }}=0 \mathrm{~V}, f=1 \mathrm{MHz}$

## Package Thermal Characteristics

The device junction to case thermal characteristic is $\theta_{\mathrm{j}}$, and the junction to ambient air characteristic is $\theta_{\mathrm{ja}}$. The thermal characteristics for $\theta_{\mathrm{ja}}$ are shown with two different air flow rates.

Maximum junction temperature is $150^{\circ} \mathrm{C}$.
A sample calculation of the absolute maximum power dissipation allowed for a CPGA 176-pin package at military temperature is as follows:

$$
\frac{\text { Max. junction temp. }\left({ }^{\circ} \mathrm{C}\right)-\text { Max. military temp. }}{\theta_{\mathrm{ja}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)}=\frac{150^{\circ} \mathrm{C}-125^{\circ} \mathrm{C}}{23^{\circ} \mathrm{C} / \mathrm{W}}=1.1 \mathrm{~W}
$$

| Package Type | Pin Count | $\theta_{\text {jc }}$ | $\theta_{\text {ja }}$ <br> Still | $\theta_{\text {ja }}$ <br> $\mathbf{3 0 0} \mathbf{f t / m i n}$ | Units |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Ceramic Pin Grid Array | 84 | 6.0 | 33 | 20 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  | 132 | 4.8 | 25 | 16 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  | 133 | 4.8 | 25 | 15 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  | 176 | 4.6 | 23 | 12 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  | 207 | 3.5 | 21 | 10 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  | 257 | 2.8 | 15 | 8 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Ceramic Quad Flat Pack | 84 | 7.8 | 40 | 30 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  | 132 | 7.2 | 35 | 25 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  | 172 | 6.8 | 25 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |  |
|  | 196 | 6.4 | 23 | 15 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  | 256 | 6.2 | 20 | 10 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## Power Dissipation

## General Power Equation

$$
\begin{gathered}
\mathrm{P}=\left[\mathrm{I}_{\mathrm{CC}} \text { standby }+\mathrm{I}_{\mathrm{CC}} \text { active }\right] * \mathrm{~V}_{\mathrm{CC}}+\mathrm{I}_{0 \mathrm{~L}} * \mathrm{~V}_{\mathrm{OL}} * \mathrm{~N}+ \\
\mathrm{I}_{0 \mathrm{H}} *\left(\mathrm{~V}_{\mathrm{CC}}-\mathrm{V}_{0 \mathrm{H}}\right) * \mathrm{M}
\end{gathered}
$$

where:
$\mathrm{I}_{\mathrm{CC}}$ standby is the current flowing when no inputs or outputs are changing.
$\mathrm{I}_{\mathrm{CC}}$ active is the current flowing due to CMOS switching.
$\mathrm{I}_{0 \mathrm{~L}}, \mathrm{I}_{0 \mathrm{H}}$ are TTL sink/source currents.
$\mathrm{V}_{\mathrm{OL}}, \mathrm{V}_{\mathrm{OH}}$ are TTL level output voltages.
N equals the number of outputs driving TTL loads to $\mathrm{V}_{0 \mathrm{~L}}$.
M equals the number of outputs driving TTL loads to $\mathrm{V}_{\mathrm{OH}}$.
Accurate values for N and M are difficult to determine because they depend on the family type, on the design, and on the system I/0. The power can be divided into two components-static and active.

## Static Power Component

Actel FPGAs have small static power components that result in power dissipation lower than that of PALs or PLDs. By integrating multiple PALs or PLDs into one FPGA, an even greater reduction in board-level power dissipation can be achieved.

The power due to standby current is typically a small component of the overall power. Standby power is calculated below for commercial, worst-case conditions.

| Family | $\mathbf{I}_{\text {CC }}$ | $\mathbf{V}_{\text {CC }}$ | Power |
| :---: | :---: | :---: | :---: |
| ACT 3 | 2 mA | 5.25 V | 10.5 mW |
| $1200 \mathrm{XL} / 3200 \mathrm{DX}$ | 2 mA | 5.25 V | 10.5 mW |
| ACT 2 | 2 mA | 5.25 V | 10.5 mW |
| ACT 1 | 3 mA | 5.25 V | 15.8 mW |

The static power dissipated by TTL loads depends on the number of outputs driving high or low and the DC load current. Again, this value is typically small. For instance, a 32-bit bus sinking 4 mA at 0.33 V will generate 42 mW with all outputs driving low, and 140 mW with all outputs driving high.

## Active Power Component

Power dissipation in CMOS devices is usually dominated by the active (dynamic) power dissipation. This component is frequency dependent, a function of the logic and the external I/O. Active power dissipation results from charging internal chip capacitances of the interconnect, unprogrammed antifuses, module inputs, and module outputs, plus external capacitance due to PC board traces and load device inputs. An additional component of the active power dissipation is the totempole current in CMOS transistor pairs. The net effect can be associated with an equivalent capacitance that
can be combined with frequency and voltage to represent active power dissipation.

## Equivalent Capacitance

The power dissipated by a CMOS circuit can be expressed by Equation 1:

$$
\begin{equation*}
\text { Power }(\mathrm{uW})=\mathrm{C}_{\mathrm{EQ}} * \mathrm{~V}_{\mathrm{CC}} 2 * \mathrm{~F} \tag{1}
\end{equation*}
$$

where:

$$
\begin{array}{ll}
\mathrm{C}_{\mathrm{EQ}} & =\text { Equivalent capacitance in } \mathrm{pF} \\
\mathrm{~V}_{\mathrm{CC}} & =\text { Power supply in volts }(\mathrm{V}) \\
\mathrm{F} & =\text { Switching frequency in } \mathrm{MHz}
\end{array}
$$

Equivalent capacitance is calculated by measuring $\mathrm{I}_{\mathrm{CC}}$ active at a specified frequency and voltage for each circuit component of interest. Measurements are made over a range of frequencies at a fixed value of $\mathrm{V}_{\mathrm{CC}}$. Equivalent capacitance is frequency independent so that the results can be used over a wide range of operating conditions. Equivalent capacitance values are shown below.

## CEQ Values for Actel FPGAs

|  | ACT 3 | $\begin{aligned} & \text { 1200XL } \\ & \text { 3200DX } \end{aligned}$ | ACT 2 | ACT 1 |
| :---: | :---: | :---: | :---: | :---: |
| Modules ( $\mathrm{C}_{\mathrm{EQM}}$ ) | 6.7 | 5.2 | 5.8 | 3.7 |
| Input Buffers ( $\mathrm{C}_{\text {EQI }}$ ) | 7.2 | 11.6 | 12.9 | 22.1 |
| Output Buffers ( $\mathrm{C}_{\mathrm{EQ} 0}$ ) | 10.4 | 23.8 | 23.8 | 31.2 |
| Routed Array Clock Buffer Loads ( $\mathrm{C}_{\mathrm{EQCR}}$ ) | 1.6 | 3.5 | 3.9 | 4.6 |
| Dedicated Clock Buffer Loads ( $\mathrm{C}_{\mathrm{EQCD}}$ ) | 0.7 | N/A | N/A | N/A |
| I/0 Clock Buffer Loads ( $\mathrm{C}_{\mathrm{EQCI}}$ ) | 0.9 | N/A | N/A | N/A |

To calculate the active power dissipated from the complete design, the switching frequency of each part of the logic must be known. Equation 2 shows a piecewise linear summation over all components that applies to all ACT 1, 1200XL, 3200DX, ACT 2, and ACT 3 devices. Since the ACT 1 family has only one routed array clock, the terms labeled routed_Clk2, dedicated_Clk, and IO_Clk do not apply. Similarly, the ACT 2 family has two routed array clocks, and the dedicated_Clk and IO_Clk terms do not apply. For ACT 3 devices, all terms will apply.
Power $=\mathrm{V}_{\mathrm{CC}}^{2} *\left[\left(\mathrm{~m} * \mathrm{C}_{\mathrm{EQM}} * \mathrm{f}_{\mathrm{m}}\right)_{\text {modules }}+\left(\mathrm{n} * \mathrm{C}_{\mathrm{EQI}} * \mathrm{f}_{\mathrm{n}}\right)_{\text {inputs }}+\right.$ $\left(\mathrm{p} *\left(\mathrm{C}_{\mathrm{EQ} 0}+\mathrm{C}_{\mathrm{L}}\right) * \mathrm{f}_{\mathrm{p}}\right)_{\text {outputs }}+0.5 *\left(\mathrm{q}_{1} * \mathrm{C}_{\mathrm{EQCR}} * \mathrm{f}_{\mathrm{q} 1}\right)_{\text {routed_Clk1 }}$ $+\left(\mathrm{r}_{1} * \mathrm{f}_{\mathrm{q} 1}\right)_{\text {routed_Clk1 }}+0.5^{*}\left(\mathrm{q}_{2} * \mathrm{C}_{\mathrm{EQCR}} * \mathrm{f}_{\mathrm{q} 2}\right)_{\text {routed_Clk2 }}+$ $\left(\mathrm{r}_{2} * \mathrm{f}_{\mathrm{q} 2}\right)_{\text {routed_Clk } 2}+0.5 *\left(\mathrm{~s}_{1} * \mathrm{C}_{\mathrm{EQCD}} * \mathrm{f}_{\mathrm{s} 1}\right)_{\text {dedicated_Clk }}+$ $\left.\left(\mathrm{s}_{2} * \mathrm{C}_{\mathrm{EQCI}} * \mathrm{f}_{\mathrm{s} 2}\right)_{\mathrm{IO} \_\mathrm{Clk}}\right]$
where:
$\mathrm{m} \quad=\quad$ Number of logic modules switching at $\mathrm{f}_{\mathrm{m}}$
$n \quad=$ Number of input buffers switching at $f_{n}$
$\mathrm{p} \quad=$ Number of output buffers switching at $\mathrm{f}_{\mathrm{p}}$
$\mathrm{q}_{1} \quad=$ Number of clock loads on the first routed array clock (all families)
$\mathrm{q}_{2} \quad=$ Number of clock loads on the second routed array clock (ACT 2, 1200XL, 3200DX, ACT 3 only)
$r_{1} \quad=$ Fixed capacitance due to first routed array clock (all families)
$\mathrm{r}_{2} \quad=$ Fixed capacitance due to second routed array clock (ACT 2, 1200XL, 3200DX, ACT 3 only)
$\mathrm{s}_{1} \quad=$ Fixed number of clock loads on the dedicated array clock (ACT 3 only)
$=$ Fixed number of clock loads on the dedicated I/0 clock (ACT 3 only)
$\mathrm{C}_{\mathrm{EQM}}=$ Equivalent capacitance of logic modules in pF
$\mathrm{C}_{\mathrm{EQI}}=$ Equivalent capacitance of input buffers in pF
$\mathrm{C}_{\mathrm{EQ} 0}=$ Equivalent capacitance of output buffers in pF
$\mathrm{C}_{\mathrm{EQCR}}=$ Equivalent capacitance of routed array clock in pF
$\mathrm{C}_{\mathrm{EQCD}}=$ Equivalent capacitance of dedicated array clock in pF
$\mathrm{C}_{\mathrm{EQCI}}=$ Equivalent capacitance of dedicated I/0 clock in pF
$\mathrm{C}_{\mathrm{L}} \quad=$ Output lead capacitance in pF
$\mathrm{f}_{\mathrm{m}} \quad=$ Average logic module switching rate in MHz
$\mathrm{f}_{\mathrm{n}} \quad=$ Average input buffer switching rate in MHz
$\mathrm{f}_{\mathrm{p}}=$ Average output buffer switching rate in MHz
$\mathrm{f}_{\mathrm{q} 1}=$ Average first routed array clock rate in MHz (all families)
$\mathrm{f}_{\mathrm{q} 2} \quad=$ Average second routed array clock rate in MHz (ACT 2, 1200XL, 3200DX, ACT 3 only)
$\mathrm{f}_{\mathrm{s} 1}=$ Average dedicated array clock rate in MHz (ACT 3 only)
$\mathrm{f}_{\mathrm{s} 2} \quad=$ Average dedicated $\mathrm{I} / 0$ clock rate in MHz (ACT 3 only)

## Fixed Capacitance Values for Actel FPGAs (pF)

|  | $\mathbf{r}_{\mathbf{1}}$ <br> routed_Clk1 | $\mathbf{r}_{\mathbf{2}}$ <br> routed_Clk2 |
| :--- | :---: | :---: |
| Device Type | 41 | $\mathrm{n} / \mathrm{a}$ |
| A1010B | 69 | $\mathrm{n} / \mathrm{a}$ |
| A1240B | 134 | 134 |
| A1280A | 168 | 168 |
| A1280XL | 168 | 168 |
| A1425A | 75 | 75 |
| A1460A | 165 | 165 |
| A14100A | 195 | 195 |
| A32100DX | 178 | 178 |
| A32200DX | 230 | 230 |

## Fixed Clock Loads ( $\mathrm{s}_{\mathbf{1}} / \mathrm{s}_{\mathbf{2}}-\mathbf{A C T} 3$ Only)

$\mathrm{S}_{1}$
\(\left.$$
\begin{array}{cc}\text { Clock Loads on } & \begin{array}{c}\text { Clock Loads on } \\
\text { Dedicated } \\
\text { Dedicated } \\
\text { Array Clock }\end{array}
$$ <br>

I/0 Clock\end{array}\right]\)| 160 | 100 |
| :---: | :---: |
| 432 | 168 |
| 697 | 228 |

## Determining Average Switching Frequency

To determine the switching frequency for a design, you must have a detailed understanding of the data values input to the circuit. The guidelines in the table below are meant to represent worst-case scenarios so that they can be generally used to predict the upper limits of power dissipation.

| Type | ACT 3 | 3200DX/ACT 2/1200XL | ACT 1 |
| :---: | :---: | :---: | :---: |
| Logic modules (m) | 80\% of modules | 80\% of modules | 90\% of modules |
| Input switching ( n ) | \# inputs/4 | \# inputs/4 | \# inputs/4 |
| Outputs switching (p) | \#outputs/4 | \#outputs/4 | \#outputs/4 |
| First routed array clock loads ( $\mathrm{q}_{1}$ ) | $40 \%$ of sequential modules | $40 \%$ of sequential modules | 40\% of modules |
| Second routed array clock loads ( $\mathrm{q}_{2}$ ) | $40 \%$ of sequential modules | $40 \%$ of sequential modules | n/a |
| Load capacitance ( $\mathrm{C}_{\mathrm{L}}$ ) | 35 pF | 35 pF | 35 pF |
| Average logic module switching rate ( $\mathrm{f}_{\mathrm{m}}$ ) | F/10 | F/10 | F/10 |
| Average input switching rate ( $\mathrm{f}_{\mathrm{n}}$ ) | F/5 | F/5 | F/5 |
| Average output switching rate ( $\mathrm{f}_{\mathrm{p}}$ ) | F/10 | F/10 | F/10 |
| Average first routed array clock rate ( $\mathrm{f}_{\mathrm{q} 1}$ ) | F/2 | F | F |
| Average second routed array clock rate ( $\mathrm{f}_{\mathrm{q} 2}$ ) | F/2 | F/2 | n/a |
| Average dedicated array clock rate ( $\mathrm{f}_{\mathrm{s} 1}$ ) | F | n/a | n/a |
| Average dedicated I/O clock rate ( $\mathrm{f}_{\mathrm{s} 2}$ ) | F | n/a | $\mathrm{n} / \mathrm{a}$ |

## 3200DX Timing Model (Logic Functions using Array Clocks)*


*Values shown for A32100DX-1 at worst-case military conditions.

## 3200DX Timing Model (Logic Functions using Quadrant Clocks)*


*Values shown for A32100DX-1 at worst-case military conditions.
** Load dependent.

## 3200DX Timing Model (SRAM Functions)*

## Input Delays


*Values shown for A32100DX-1 at worst-case military conditions.

## 1200XL Timing Model*


*Values shown for A1280XL-1 at worst-case military conditions.
$\dagger$ Input module predicted routing delay.

## Parameter Measurement

## Output Buffer Delays



## AC Test Load

Load 1
(Used to measure propagation delay)

To the output under test


Load 2
(Used to measure rising/falling edges)


## Input Buffer Delays



Combinatorial Macro Delays


## Sequential Timing Characteristics

Flip-Flops and Latches (ACT 3)



Note:

1. D represents all data functions involving $A, B$, and S for multiplexed flip-flops.

## Sequential Timing Characteristics (continued)

Flip-Flops and Latches (1200XL/3200DX, ACT 2, and ACT 1)

(Positive edge triggered)


Note:

1. D represents all data functions involving $A, B$, and $S$ for multiplexed flip-flops.

## Sequential Timing Characteristics (continued)

## Input Buffer Latches (ACT 2 and $1200 \times$ L/3200DX)



Output Buffer Latches (ACT 2 and $1200 \times L / 3200 D X)$


D


## Decode Module Timing



## SRAM Timing Characteristics

| Write Port | Read Port |  |
| :--- | :--- | ---: |
| WRAD [5:0] | RAM Array | RDAD [5:0] |
|  | BLKEN | LEW |
| WEN | (256 bits) | REN |
|  |  | RCLK |
| WD [7:0] |  | RCLK |
| $\square$ |  |  |

## Dual-Port SRAM Timing Waveforms

3200DX SRAM Write Operation


Note: Identical timing for falling-edge clock.
3200DX SRAM Synchronous Read Operation


Note: Identical timing for falling-edge clock.

3200DX SRAM Asynchronous Read Operation-Type 1
(Read Address Controlled)


3200DX SRAM Asynchronous Read Operation-Type 2
(Write Address Controlled)


ACT 1 Timing Characteristics
(Worst-Case Military Conditions, $V_{c c}=4.5 \mathrm{~V}, \mathbf{T}_{\mathbf{J}}=125^{\circ} \mathrm{C}$ )

|  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Description | Min | Max. | Min. | Max. | Units |
| Logic Module Propagation Delays |  |  |  |  |  |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PD} 1} \\ & \mathrm{t}_{\mathrm{PD} 2} \\ & \mathrm{t}_{\mathrm{CO}} \\ & \mathrm{t}_{\mathrm{GO}} \\ & \mathrm{t}_{\mathrm{RS}} \end{aligned}$ | Single Module <br> Dual Module Macros <br> Sequential Clk to Q <br> Latch $G$ to $Q$ <br> Flip-Flop (Latch) Reset to Q |  | $\begin{gathered} \hline 4.7 \\ 10.8 \\ 4.7 \\ 4.7 \\ 4.7 \end{gathered}$ |  | $\begin{gathered} \hline 5.5 \\ 12.7 \\ 5.5 \\ 5.5 \\ 5.5 \end{gathered}$ | ns ns ns ns ns |
| Logic Module Predicted Routing Delays ${ }^{1}$ |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RD} 1}$ <br> $t_{\text {RD2 }}$ <br> $t_{\text {RD3 }}$ <br> $t_{\text {RD4 }}$ <br> $t_{\text {RD8 }}$ | FO=1 Routing Delay FO=2 Routing Delay FO=3 Routing Delay FO=4 Routing Delay FO=8 Routing Delay |  | $\begin{gathered} \hline 1.5 \\ 2.3 \\ 3.4 \\ 5.0 \\ 10.6 \end{gathered}$ |  | $\begin{gathered} \hline 1.7 \\ 2.7 \\ 4.0 \\ 5.9 \\ 12.5 \end{gathered}$ | ns <br> ns ns ns ns |
| Logic Module Sequential Timing ${ }^{2}$ |  |  |  |  |  |  |
| tsud <br> $t_{H D}$ <br> tsuena <br> $\mathrm{t}_{\text {HENA }}$ <br> twCLKA <br> twasyn <br> $\mathrm{t}_{\mathrm{A}}$ <br> ${ }^{\mathrm{f}} \mathrm{MAX}$ | Flip-Flop (Latch) Data Input Setup <br> Flip-Flop (Latch) Data Input Hold <br> Flip-Flop (Latch) Enable Setup <br> Flip-Flop (Latch) Enable Hold <br> Flip-Flop (Latch) Clock Active Pulse Width <br> Flip-Flop (Latch) Asynchronous Pulse Width <br> Flip-Flop Clock Input Period <br> Flip-Flop (Latch) Clock <br> Frequency | $\begin{gathered} \hline 8.8 \\ 0.0 \\ 8.8 \\ 0.0 \\ \\ 10.9 \\ \\ 10.9 \\ 23.2 \end{gathered}$ | 44 | 10.4 <br> 0.0 <br> 10.4 <br> 0.0 <br> 12.9 <br> 12.9 <br> 27.3 | 37 | ns <br> ns <br> ns ns <br> ns <br> ns <br> ns <br> MHz |
| Input Module Propagation Delays |  |  |  |  |  |  |
| $\mathrm{t}_{\text {INYH }}$ Pad to Y High <br> $\mathrm{t}_{\mathrm{INYL}}$ Pad to Y Low |  |  | $\begin{aligned} & \hline 4.9 \\ & 4.9 \end{aligned}$ |  | $\begin{aligned} & \hline 5.8 \\ & 5.8 \end{aligned}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Input Module Predicted Routing Delays ${ }^{1,3}$ |  |  |  |  |  |  |
| $\mathrm{t}_{\text {IRD1 }}$ <br> $\mathrm{t}_{\text {IRD2 }}$ <br> $\mathrm{t}_{\text {IRD3 }}$ <br> $\mathrm{t}_{\text {IRD4 }}$ <br> $\mathrm{t}_{\text {IRD8 }}$ | FO=1 Routing Delay FO=2 Routing Delay FO=3 Routing Delay FO=4 Routing Delay FO=8 Routing Delay |  | $\begin{gathered} \hline 1.5 \\ 2.3 \\ 3.4 \\ 5.0 \\ 10.6 \end{gathered}$ |  | $\begin{gathered} \hline 1.7 \\ 2.7 \\ 4.0 \\ 5.9 \\ 12.5 \end{gathered}$ |  |

Notes:

1. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.
2. Setup times assume fanout of 3. Further derating information can be obtained from the DirectTime Analyzer utility.
3. Optimization techniques may further reduce delays by 0 to 4 ns .
