## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

## ACT 2 Family FPGAs

## Features

- Up to 8,000 Gate Array Gates (20,000 PLD equivalent gates)
- Replaces up to 200 TTL Packages
- Replaces up to eighty $20-\mathrm{Pin} \mathrm{PAL}^{\circledR}$ Packages
- Design Library with over 500 Macro Functions
- Single-Module Sequence Functions
- Wide-Input Combinatorial Functions
- Up to 1,232 Programmable Logic Modules
- Up to 998 Flip-Flops
- Datapath Performance at 105 MHz
- 16-Bit Accumulator Performance to 39 MHz
- Two In-Circuit Diagnostic Probe Pins Support Speed Analysis to 50 MHz
- Two High-Speed, Low-Skew Clock Networks
- I/O Drive to 10 mA
- Nonvolatile, User Programmable
- Logic Fully Tested Prior to Shipment
- 1.0 micron CMOS Technology

Table 1- ACT 2 Product Family Profile

| Device | A1225A | A1240A | A1280A |
| :---: | :---: | :---: | :---: |
| Capacity |  |  |  |
| Gate Array Equivalent Gates | 2,500 | 4,000 | 8,000 |
| PLD Equivalent Gates | 6,250 | 10,000 | 20,000 |
| TTL Equivalent Package | 63 | 100 | 200 |
| 20-Pin PAL Equivalent Packages | 25 | 40 | 80 |
| Logic Modules | 451 | 684 | 1,232 |
| S-Module | 231 | 348 | 624 |
| C-Module | 220 | 336 | 608 |
| Flip-Flops (maximum) | 382 | 568 | 998 |
| Routing Resources |  |  |  |
| Horizontal Tracks/Channel | 36 | 36 | 36 |
| Vertical Tracks/Channel | 15 | 15 | 15 |
| PLICE Antifuse Elements | 250,000 | 400,000 | 750,000 |
| User I/Os (maximum) | 83 | 104 | 140 |
| Performance ${ }^{1}$ |  |  |  |
| 16-Bit Prescaled Counters | 105 MHz | 100 MHz | 85 MHz |
| 16-Bit Loadable Counters | 70 MHz | 69 MHz | 67 MHz |
| 16-Bit Accumulators | 39 MHz | 38 MHz | 36 MHz |
| Packages ${ }^{2}$ |  |  |  |
| CPGA <br> PLCC <br> PQFP <br> VQFP <br> TQFP <br> CQFP | PG100 <br> PL84 <br> PQ100 <br> VQ100 <br> - | PG132 <br> PL84 PQ144 <br> TQ176 | $\begin{gathered} \text { PG176 } \\ \text { PL84 } \\ \text { PQ160 } \\ -\quad \\ \text { TQ176 } \\ \text { CQ172 } \end{gathered}$ |

Notes:

1. Performance is based on -2 speed devices at commercial worst-case operating conditions using PREP Benchmarks, Suite \#1, Version 1.2, dated 3-28-93. Any analysis is not endorsed by PREP.
2. See the "Product Plan" on page III for package availability.

## Ordering Information



## Product Plan

| Device/Package | Speed Grade ${ }^{1}$ |  |  | Application ${ }^{1}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Std. | -1 | -2 | C | I | M | B |
| A1225A Device |  |  |  |  |  |  |  |
| 84-Pin Plastic Leaded Chip Carrier (PL) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | - | - |
| 100-Pin Plastic Quad Flatpack (PQ) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | - | - |
| 100-Pin Very Thin Quad Flatpack (VQ) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | - | - | - |
| 100-Pin Ceramic Pin Grid Array (PG) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | - | - | - |
| A1240A Device |  |  |  |  |  |  |  |
| 84-Pin Plastic Leaded Chip Carrier (PL) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | - | - |
| 132-Pin Ceramic Pin Grid Array (PG) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | - | $\checkmark$ | $\checkmark$ |
| 144-Pin Plastic Quad Flat Pack (PQ) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | - | - |
| 176-Pin Thin (1.4 mm) Quad Flat Pack (TQ) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | - | - | - |
| A1280A Device |  |  |  |  |  |  |  |
| 160-Pin Plastic Quad Flatpack (PQ) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | - | - |
| 172-Pin Ceramic Quad Flatpack (CQ) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | - | $\checkmark$ | $\checkmark$ |
| 176-Pin Ceramic Pin Grid Array (PG) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | - | $\checkmark$ | $\checkmark$ |
| 176-Pin Thin (1.4 mm) Quad Flat Pack (TQ) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | - | - | - |

Notes:

1. Applications:

C = Commercial
I = Industrial
$M=$ Military
$B=$ MIL-STD-883
2. Contact your Microsemi SoC Products Group sales representative for product availability.

## Device Resources

| Device Series | Logic Modules | Gates | User I/Os |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | PG176 | PG132 | PG100 | PQ160 | PQ144 | PQ100 | PL84 | CQ172 | TQ176 | VQ100 |
| A1225A | 451 | 2,500 | - | - | 83 | - | - | 83 | 72 | - | - | 83 |
| A1240A | 684 | 4,000 | - | 104 | - | - | 104 | - | 72 | - | 104 | - |
| A1280A | 1,232 | 8,000 | 140 | - | - | 125 | - | - | 72 | 140 | 140 | - |

Contact your local Microsemi SoC Products Group representative for device availability:
http://www.microsemi.com/soc/contact/default.aspx.

## Table of Contents

ACT 2 Family Overview
General Description ..... 1-1
Detailed Specifications
Operating Conditions ..... 2-1
Package Thermal Characteristics ..... 2-3
Power Dissipation ..... 2-3
ACT 2 Timing Model ${ }^{1}$ ..... 2-7
Pin Descriptions ..... 2-21
Package Pin Assignments
PL84 ..... 3-1
PQ100 ..... 3-3
PQ144 ..... 3-5
PQ160 ..... 3-7
VQ100 ..... 3-9
CQ172 ..... 3-14
PG100 ..... 3-16
PG132 ..... 3-18
PG176 ..... 3-20
Datasheet Information
List of Changes ..... 4-1
Datasheet Categories ..... 4-2
Safety Critical, Life Support, and High-Reliability Applications Policy ..... 4-2

## 1 - ACT 2 Family Overview

## General Description

The ACT 2 family represents Actel's second generation of field programmable gate arrays (FPGAs). The ACT 2 family presents a two-module architecture, consisting of C-modules and Smodules. These modules are optimized for both combinatorial and sequential designs. Based on Actel's patented channeled array architecture, the ACT 2 family provides significant enhancements to gate density and performance while maintaining downward compatibility with the ACT 1 design environment and upward compatibility with the ACT 3 design environment. The devices are implemented in silicon gate, $1.0-\mu \mathrm{m}$, two-level metal CMOS, and employ Actel's PLICE® antifuse technology. This revolutionary architecture offers gate array design flexibility, high performance, and fast time-to-production with user programming. The ACT 2 family is supported by the Designer and Designer Advantage Systems, which offers automatic pin assignment, validation of electrical and design rules, automatic placement and routing, timing analysis, user programming, and diagnostic probe capabilities. The systems are supported on the following platforms: 386/486 ${ }^{\text {TM }} \mathrm{PC}$, Sun ${ }^{\text {TM }}$, and HP ${ }^{\text {TM }}$ workstations. The systems provide CAE interfaces to the following design environments: Cadence, Viewlogic ${ }^{\circledR}$, Mentor Graphics ${ }^{\circledR}$, and $\operatorname{OrCAD}{ }^{\text {TM }}$.

## 2-Detailed Specifications

## Operating Conditions

Table 2-1 • Absolute Maximum Ratings ${ }^{1}$

| Symbol | Parameter | Limits | Units |
| :--- | :--- | :---: | :---: |
| VCC | DC supply voltage | -0.5 to +7.0 | V |
| VI | Input voltage | -0.5 to VCC +0.5 | V |
| VO | Output voltage | -0.5 to VCC +0.5 | V |
| IIO | I/O source sink current ${ }^{2}$ | $\pm 20$ | mA |
| $\mathrm{~T}_{\text {STG }}$ | Storage temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

Notes:

1. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Device should not be operated outside the recommended operating conditions.
2. Device inputs are normally high impedance and draw extremely low current. However, when input voltage is greater than VCC + 0.5 V for less than GND -0.5 V , the internal protection diodes will be forward biased and can draw excessive current.

Table 2-2 • Recommended Operating Conditions

| Parameter | Commercial | Industrial | Military | Units |
| :--- | :---: | :---: | :---: | :---: |
| Temperature range* | 0 to +70 | -40 to +85 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| Power supply tolerance | $\pm 5$ | $\pm 10$ | $\pm 10$ | $\%$ VCC |

Note: *Ambient temperature $\left(T_{A}\right)$ is used for commercial and industrial; case temperature $\left(T_{C}\right)$ is used for military.

Table 2-3 - Electrical Specifications

| Symbol | Parameter | Commercial |  | Industrial |  | Military |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{VOH}^{1}$ | $(\mathrm{IOH}=-10 \mathrm{~mA})^{2}$ | 2.4 | - | - | - | - | - | V |
|  | $(\mathrm{IOH}=-6 \mathrm{~mA})$ | 3.84 | - | - | - | - | - | V |
|  | $(\mathrm{IOH}=-4 \mathrm{~mA})$ | - | - | 3.7 | - | 3.7 | - | V |
| $\mathrm{VOL}^{1}$ | $(\mathrm{IOL}=10 \mathrm{~mA})^{2}$ | - | 0.5 | - | - | - | - | V |
|  | ( $\mathrm{IOL}=6 \mathrm{~mA}$ ) | - | 0.33 | - | 0.40 | - | 0.40 | V |
| VIL |  | -0.3 | 0.8 | -0.3 | 0.8 | -0.3 | 0.8 | V |
| VIH |  | 2.0 | VCC + 0.3 | 2.0 | VCC + 0.3 | 2.0 | VCC + 0.3 | V |
| Input Transition Time $\mathrm{t}_{\mathrm{R}}, \mathrm{t}_{\mathrm{F}}{ }^{2}$ |  | - | 500 | - | 500 | - | 500 | ns |
| $\mathrm{C}_{\text {IO }}$ I/O capacitance ${ }^{2,3}$ |  | - | 10 | - | 10 | - | 10 | pF |
| Standby Current, ICC $^{4}$ (typical = 1 mA ) |  | - | 2 | - | 10 | - | 20 | mA |
| Leakage Current ${ }^{5}$ |  | -10 | +10 | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |

ICC(D) $\quad$ Dynamic VCC supply current. See the Power Dissipation section.
Notes:

1. Only one output tested at a time. VCC = minimum.
2. Not tested, for information only.
3. Includes worst-case $P G 176$ package capacitance. VOUT $=0 \mathrm{~V}, f=1 \mathrm{MHz}$
4. All outputs unloaded. All inputs $=$ VCC or GND, typical ICC $=1 \mathrm{~mA}$. ICC limit includes IPP and ISV during normal operations.
5. VOUT, VIN = VCC or GND.

## Package Thermal Characteristics

The device junction to case thermal characteristic is $\theta \mathrm{jc}$, and the junction to ambient air characteristic is $\theta \mathrm{ja}$. The thermal characteristics for $\theta \mathrm{ja}$ are shown with two different air flow rates.
Maximum junction temperature is $150^{\circ} \mathrm{C}$.
A sample calculation of the absolute maximum power dissipation allowed for a PQ160 package at commercial temperature and still air is as follows:

$$
\frac{\text { Max. junction temp. }\left({ }^{\circ} \mathrm{C}\right)-\text { Max. ambient temp. }\left({ }^{\circ} \mathrm{C}\right)}{\theta_{\mathrm{ja}}{ }^{\circ} \mathrm{C} / \mathrm{W}}=\frac{150^{\circ} \mathrm{C}-70^{\circ} \mathrm{C}}{33^{\circ} \mathrm{C} / \mathrm{W}}=2.4 \mathrm{~W}
$$

Table 2-4 • Package Thermal Characteristics

| Package Type* | Pin Count | $\theta_{\text {jc }}$ | $\theta_{\text {ja }}$ <br> Still Air | $\theta_{\text {ja }}$ <br> $\mathbf{3 0 0} \mathbf{f t . / m i n . ~}$ | Units |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Ceramic Pin Grid Array | 100 | 5 | 35 | 17 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  | 132 | 5 | 30 | 15 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  | 176 | 8 | 23 | 12 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Ceramic Quad Flatpack | 172 | 8 | 25 | 15 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Plastic Quad Flatpack ${ }^{1}$ | 100 | 13 | 48 | 40 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  | 144 | 15 | 40 | 32 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  | 160 | 15 | 38 | 30 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Plastic Leaded Chip Carrier | 84 | 12 | 37 | 28 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Very Thin Quad Flatpack | 100 | 12 | 43 | 35 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Thin Quad Flatpack | 176 | 15 | 32 | 25 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

Notes: (Maximum Power in Still Air)

1. Maximum power dissipation values for PQFP packages are 1.9 W (PQ100), 2.3 W (PQ144), and 2.4 W (PQ160).
2. Maximum power dissipation for PLCC packages is 2.7 W .
3. Maximum power dissipation for VQFP packages is 2.3 W .
4. Maximum power dissipation for TQFP packages is 3.1 W .

## Power Dissipation

$P=[I C C$ standby $+I C C$ active $] * V C C+I O L * V O L ~ * N+I O H^{*}(V C C-V O H) * M$
where:
ICC standby is the current flowing when no inputs or outputs are changing
ICCactive is the current flowing due to CMOS switching.
IOL and IOH are TTL sink/source currents.
VOL and VOH are TTL level output voltages.
N is the number of outputs driving TTL loads to VOL.
$M$ is the number of outputs driving TTL loads to VOH .
An accurate determination of $N$ and $M$ is problematical because their values depend on the family type, design details, and on the system I/O. The power can be divided into two components: static and active.

## Static Power Component

Microsemi FPGAs have small static power components that result in lower power dissipation than PALs or PLDs. By integrating multiple PALs/PLDs into one FPGA, an even greater reduction in board-level power dissipation can be achieved.
The power due to standby current is typically a small component of the overall power. Standby power is calculated in Table 2-5 for commercial, worst case conditions.

Table 2-5 • Standby Power Calculation

| ICC | VCC | Power |
| :--- | :---: | :---: |
| 2 mA | 5.25 V | 10.5 mW |

The static power dissipated by TTL loads depends on the number of outputs driving high or low and the DC load current. Again, this value is typically small. For instance, a 32-bit bus sinking 4 mA at 0.33 V will generate 42 mW with all outputs driving low, and 140 mW with all outputs driving high. The actual dissipation will average somewhere between as I/Os switch states with time.

## Active Power Component

Power dissipation in CMOS devices is usually dominated by the active (dynamic) power dissipation. This component is frequency dependent, a function of the logic and the external I/O. Active power dissipation results from charging internal chip capacitances of the interconnect, unprogrammed antifuses, module inputs, and module outputs, plus external capacitance due to PC board traces and load device inputs.
An additional component of the active power dissipation is the totem-pole current in CMOS transistor pairs. The net effect can be associated with an equivalent capacitance that can be combined with frequency and voltage to represent active power dissipation.

## Equivalent Capacitance

The power dissipated by a CMOS circuit can be expressed by EQ 3.
Power $(\mu \mathrm{W})=\mathrm{C}_{\mathrm{EQ}} * \mathrm{VCC}^{2}$ * F

Where:
$\mathrm{C}_{\mathrm{EQ}}$ is the equivalent capacitance expressed in pF .
VCC is the power supply in volts.
F is the switching frequency in MHz .

Equivalent capacitance is calculated by measuring ICC active at a specified frequency and voltage for each circuit component of interest. Measurements have been made over a range of frequencies at a fixed value of VCC. Equivalent capacitance is frequency independent so that the results may be used over a wide range of operating conditions. Equivalent capacitance values are shown in Table 2-6.

Table 2-6 • CEQ Values for Microsemi FPGAs

| Item | CEQ Value |
| :--- | :---: |
| Modules (C $\mathrm{C}_{\mathrm{EQM}}$ ) | 5.8 |
| Input Buffers $\left(\mathrm{C}_{\mathrm{EQI}}\right)$ | 12.9 |
| Output Buffers $\left(\mathrm{C}_{\mathrm{EQO}}\right)$ | 23.8 |
| Routed Array Clock Buffer Loads $\left(\mathrm{C}_{\mathrm{EQCR}}\right)$ | 3.9 |

To calculate the active power dissipated from the complete design, the switching frequency of each part of the logic must be known. EQ 4 shows a piece-wise linear summation over all components.

Power $=\mathrm{VCC}^{2}$ * $\left[\left(\mathrm{m}^{*} \mathrm{C}_{\text {EQM }}{ }^{*} \mathrm{f}_{\mathrm{m}}\right)_{\text {modules }}+\left(\mathrm{n}{ }^{*} \mathrm{C}_{\text {EQI }}{ }^{*} \mathrm{f}_{\mathrm{n}}\right)_{\text {inputs }}\right.$
$+\left(p^{*}\left(C_{E Q O}+C_{L}\right){ }^{*} f p\right)$ outputs
$+0.5^{*}\left(\mathrm{q} 1{ }^{*} \mathrm{C}_{\text {EQCR }}{ }^{*} \mathrm{f}_{\mathrm{q} 1}\right)_{\text {routed_Clk1 }}+\left(\mathrm{r} 1{ }^{*} \mathrm{f}_{\mathrm{q} 1}\right)_{\text {routed_Clk1 }}$
$+0.5 *\left(\mathrm{q} 2{ }^{*} \mathrm{C}_{\text {EQCR }}{ }^{*} \mathrm{f}_{\mathrm{q} 2}\right)_{\text {routed_Clk2 }}+\left(\mathrm{r}_{2}{ }^{*} \mathrm{f}_{\mathrm{q} 2}\right)_{\text {routed_Clk2 }}$
Where:
$\mathrm{m}=$ Number of logic modules switching at $\mathrm{f}_{\mathrm{m}}$
$n=$ Number of input buffers switching at $f_{n}$
$\mathrm{p}=$ Number of output buffers switching at $\mathrm{f}_{\mathrm{p}}$
q1 = Number of clock loads on the first routed array clock
q2 $=$ Number of clock loads on the second routed array clock
$r_{1}=$ Fixed capacitance due to first routed array clock
$r_{2}=$ Fixed capacitance due to second routed array clock
$\mathrm{C}_{\mathrm{EQM}}=$ Equivalent capacitance of logic modules in pF
$\mathrm{C}_{\mathrm{EQI}}=$ Equivalent capacitance of input buffers in pF
$\mathrm{C}_{E Q O}=$ Equivalent capacitance of output buffers in pF
$\mathrm{C}_{\text {EQCR }}=$ Equivalent capacitance of routed array clock in pF
$\mathrm{C}_{\mathrm{L}}=$ Output lead capacitance in pF
$\mathrm{f}_{\mathrm{m}}=$ Average logic module switching rate in MHz
$\mathrm{f}_{\mathrm{n}}=$ Average input buffer switching rate in MHz
$\mathrm{f}_{\mathrm{p}}=$ Average output buffer switching rate in MHz
$\mathrm{f}_{\mathrm{q} 1}=$ Average first routed array clock rate in MHz
$\mathrm{f}_{\mathrm{q} 2}=$ Average second routed array clock rate in MHz
Table 2-7 • Fixed Capacitance Values for Microsemi FPGAs

| Device Type | r1, routed_Clk1 | r2, routed_Clk2 |
| :--- | :---: | :---: |
| A1225A | 106 | 106.0 |
| A1240A | 134 | 134.2 |
| A1280A | 168 | 167.8 |

## Determining Average Switching Frequency

To determine the switching frequency for a design, you must have a detailed understanding of the data input values to the circuit. The following guidelines are meant to represent worst-case scenarios so that they can be generally used to predict the upper limits of power dissipation. These guidelines are given in Table 2-8.

Table 2-8 • Guidelines for Predicting Power Dissipation

| Data | Value |
| :--- | :--- |
| Logic Modules $(\mathrm{m})$ | $80 \%$ of modules |
| Inputs switching $(\mathrm{n})$ | \# inputs/4 |
| Outputs switching $(\mathrm{p})$ | \# output/4 |
| First routed array clock loads $(\mathrm{q} 1)$ | $40 \%$ of sequential modules |
| Second routed array clock loads $(\mathrm{q} 2)$ | $40 \%$ of sequential modules |
| Load capacitance $\left(\mathrm{C}_{\mathrm{L}}\right)$ | 35 pF |
| Average logic module switching rate $\left(\mathrm{f}_{\mathrm{m}}\right)$ | $\mathrm{F} / 10$ |
| Average input switching rate $\left(\mathrm{f}_{\mathrm{n}}\right)$ | $\mathrm{F} / 5$ |
| Average output switching rate $\left(\mathrm{f}_{\mathrm{p}}\right)$ | $\mathrm{F} / 10$ |
| Average first routed array clock rate $\left(\mathrm{f}_{\mathrm{q} 1}\right)$ | F |
| Average second routed array clock rate $\left(\mathrm{f}_{\mathrm{q} 2}\right)$ | $\mathrm{F} / 2$ |

## ACT 2 Timing Model ${ }^{1}$



## Notes:

1. Values shown for A1240A-2 at worst-case commercial conditions.
2. Input module predicted routing delay

Figure 2-1 • Timing Model

## Parameter Measurement



Figure 2-2 • Output Buffer Delays


Figure 2-3 • AC Test Loads


Figure 2-4 • Input Buffer Delays


Figure 2-5 • Module Delays

## Sequential Module Timing Characteristics



Note: $\quad D$ represents all data functions involving $A, B$, and $S$ for multiplexed flip-flops.
Figure 2-6 • Flip-Flops and Latches


Figure 2-7 • Input Buffer Latches


Figure 2-8 • Output Buffer Latches

## Timing Derating Factor (Temperature and Voltage)

Table 2-9 • Timing Derating Factor (Temperature and Voltage)

| (Commercial Minimum/Maximum Specification) $x$ | Industrial |  | Military |  |
| :--- | :---: | :---: | :---: | :---: |
|  | Min. | Max. | Min. | Max. |
|  | 0.69 | 1.11 | 0.67 | 1.23 |

Table 2-10 • Timing Derating Factor for Designs at Typical Temperature $\left(T_{J}=\mathbf{2 5}{ }^{\circ} \mathrm{C}\right)$ and Voltage (5.0 V)

| (Commercial Maximum Specification) $x$ | 0.85 |
| :---: | :---: |

Table 2-11 • Temperature and Voltage Derating Factors (normalized to Worst-Case Commercial, TJ = $4.75 \mathrm{~V}, 70^{\circ} \mathrm{C}$ )

|  | $\mathbf{- 5 5}$ | $\mathbf{- 4 0}$ | $\mathbf{0}$ | $\mathbf{2 5}$ | $\mathbf{7 0}$ | $\mathbf{8 5}$ | $\mathbf{1 2 5}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4.50 | 0.75 | 0.79 | 0.86 | 0.92 | 1.06 | 1.11 | 1.23 |
| 4.75 | 0.71 | 0.75 | 0.82 | 0.87 | 1.00 | 1.05 | 1.13 |
| 5.00 | 0.69 | 0.72 | 0.80 | 0.85 | 0.97 | 1.02 | 1.13 |
| 5.25 | 0.68 | 0.69 | 0.77 | 0.82 | 0.95 | 0.98 | 1.09 |
| 5.50 | 0.67 | 0.69 | 0.76 | 0.81 | 0.93 | 0.97 | 1.08 |



Note: This derating factor applies to all routing and propagation delays.

## Figure 2-9 • Junction Temperature and Voltage Derating Curves (normalized to Worst-Case Commercial, $\mathrm{T}_{\mathrm{J}}=4.75 \mathrm{~V}, 70^{\circ} \mathrm{C}$ )

## A1225A Timing Characteristics

Table 2-12•A1225A Worst-Case Commercial Conditions, VCC = 4.75 V, $\mathrm{T}_{\mathrm{J}}=70^{\circ} \mathrm{C}$

| Logic Module Propagation Delays $^{\mathbf{1}}$ | $\mathbf{- 2 ~ S p e e d ~}^{\mathbf{3}}$ |  | $\mathbf{- 1}$ Speed |  | Std. Speed |  | Units |  |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter/Description | Min. | Max. | Min. | Max. | Min. | Max. |  |  |
| $\mathrm{t}_{\text {PD1 }}$ | Single Module |  | 3.8 |  | 4.3 |  | 5.0 | ns |
| $\mathrm{t}_{\text {CO }}$ | Sequential Clock to Q |  | 3.8 |  | 4.3 |  | 5.0 | ns |
| $\mathrm{t}_{\text {GO }}$ | Latch G to Q |  | 3.8 |  | 4.3 |  | 5.0 | ns |
| $\mathrm{t}_{\text {RS }}$ | Flip-Flop (Latch) Reset to Q |  | 3.8 |  | 4.3 |  | 5.0 | ns |

Predicted Routing Delays ${ }^{2}$

| $\mathrm{t}_{\mathrm{RD} 1}$ | FO = 1 Routing Delay |  | 1.1 |  | 1.2 |  | 1.4 | ns |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{t}_{\text {RD2 }}$ | FO = 2 Routing Delay |  | 1.7 |  | 1.9 |  | 2.2 | ns |
| $\mathrm{t}_{\text {RD3 }}$ | FO = 3 Routing Delay |  | 2.3 |  | 2.6 |  | 3.0 | ns |
| $\mathrm{t}_{\text {RD4 }}$ | FO = 4 Routing Delay |  | 2.8 |  | 3.1 |  | 3.7 | ns |
| $\mathrm{t}_{\text {RD8 }}$ | FO = 8 Routing Delay |  | 4.4 |  | 4.9 |  | 5.8 | ns |

Sequential Timing Characteristics ${ }^{3,4}$

| $\mathrm{t}_{\text {SUD }}$ | Flip-Flop (Latch) Data Input Setup | 0.4 |  | 0.4 |  | 0.5 |  | ns |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{t}_{\text {HD }}$ | Flip-Flop (Latch) Data Input Hold | 0.0 |  | 0.0 |  | 0.0 |  | ns |
| $\mathrm{t}_{\text {SUENA }}$ | Flip-Flop (Latch) Enable Setup | 0.8 |  | 0.9 |  | 1.0 |  | ns |
| $\mathrm{t}_{\text {HENA }}$ | Flip-Flop (Latch) Enable Hold | 0.0 |  | 0.0 |  | 0.0 |  | ns |
| $\mathrm{t}_{\text {WCLKA }}$ | Flip-Flop (Latch) Clock Active Pulse Width | 4.5 |  | 5.0 |  | 6.0 |  | ns |
| $\mathrm{t}_{\text {WASYN }}$ | Flip-Flop (Latch) Clock Asynchronous Pulse Width | 4.5 |  | 5.0 |  | 6.0 |  | ns |
| $\mathrm{t}_{\text {A }}$ | Flip-Flop Clock Input Period | 9.4 |  | 11.0 |  | 13.0 |  | ns |
| $\mathrm{t}_{\text {INH }}$ | Input Buffer Latch Hold | 0.0 |  | 0.0 |  | 0.0 |  | ns |
| $\mathrm{t}_{\text {INSU }}$ | Input Buffer Latch Setup | 0.4 |  | 0.4 |  | 0.5 |  | ns |
| $\mathrm{t}_{\text {OUTH }}$ | Output Buffer Latch Hold | 0.0 |  | 0.0 |  | 0.0 |  | ns |
| $\mathrm{t}_{\text {OUTSU }}$ | Output Buffer Latch Setup | 0.4 |  | 0.4 |  | 0.5 |  | ns |
| $\mathrm{f}_{\text {MAX }}$ | Flip-Flop (Latch) Clock Frequency |  | 105.0 |  | 90.0 |  | 75.0 | MHz |

Notes:

1. For dual-module macros, use $t_{P D 1}+t_{R D 1}+t_{P D n}, t_{C O}+t_{R D 1}+t_{P D n}$, or $t_{P D 1}+t_{R D 1}+t_{S U D}$-whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.
3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the DirectTime Analyzer utility.
4. Setup and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.

## A1225A Timing Characteristics (continued)

Table 2-13 • A1225A Worst-Case Commercial Conditions, VCC $=4.75 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=70^{\circ} \mathrm{C}$

| I/O Module Input Propagation Delays | $\mathbf{- 2}$ Speed |  | $\mathbf{- 1}$ Speed |  | Std. Speed |  | Units |  |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter/Description | Min. | Max. | Min. | Max. | Min. | Max. |  |  |
| $\mathrm{t}_{\mathrm{INYH}}$ | Pad to Y High |  | 2.9 |  | 3.3 |  | 3.8 | ns |
| $\mathrm{t}_{\mathrm{INYL}}$ | Pad to Y Low |  | 2.6 |  | 3.0 |  | 3.5 | ns |
| $\mathrm{t}_{\text {INGH }}$ | G to Y High |  | 5.0 |  | 5.7 |  | 6.6 | ns |
| $\mathrm{t}_{\text {INGL }}$ | G to Y Low |  | 4.7 |  | 5.4 |  | 6.3 | ns |

Input Module Predicted Input Routing Delays

| $\mathrm{t}_{\text {IRD1 }}$ | FO = 1 Routing Delay |  | 4.1 |  | 4.6 |  | 5.4 | ns |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{t}_{\text {IRD2 }}$ | FO = 2 Routing Delay |  | 4.6 |  | 5.2 |  | 6.1 | ns |
| $\mathrm{t}_{\text {IRD3 }}$ | FO = 3 Routing Delay |  | 5.3 |  | 6.0 |  | 7.1 | ns |
| $\mathrm{t}_{\text {IRD4 }}$ | FO = 4 Routing Delay |  | 5.7 |  | 6.4 |  | 7.6 | ns |
| $\mathrm{t}_{\text {IRD8 }}$ | FO = 8 Routing Delay |  | 7.4 |  | 8.3 |  | 9.8 | ns |

Global Clock Network

| $\mathrm{t}_{\text {CKH }}$ | Input Low to High | $\mathrm{FO}=32$ |  | 10.2 |  | 11.0 |  | 12.8 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | FO $=256$ |  | 11.8 |  | 13.0 |  | 15.7 |  |
| $\mathrm{t}_{\mathrm{CKL}}$ | Input High to Low | FO $=32$ |  | 10.2 |  | 11.0 |  | 12.8 | ns |
|  |  | $\mathrm{FO}=256$ |  | 12.0 |  | 13.2 |  | 15.9 |  |
| $\mathrm{t}_{\text {PWH }}$ | Minimum Pulse Width High | FO = 32 | 3.4 |  | 4.1 |  | 4.5 |  | ns |
|  |  | FO $=256$ | 3.8 |  | 4.5 |  | 5.0 |  |  |
| $t_{\text {PWL }}$ | Minimum Pulse Width Low | FO $=32$ | 3.4 |  | 4.1 |  | 4.5 |  | ns |
|  |  | $\mathrm{FO}=256$ | 3.8 |  | 4.5 |  | 5.0 |  |  |
| $\mathrm{t}_{\text {CKSW }}$ | Maximum Skew | FO $=32$ |  | 0.7 |  | 0.7 |  | 0.7 | ns |
|  |  | $\mathrm{FO}=256$ |  | 3.5 |  | 3.5 |  | 3.5 |  |
| $\mathrm{t}_{\text {SUEXT }}$ | Input Latch External Setup | $\mathrm{FO}=32$ | 0.0 |  | 0.0 |  | 0.0 |  | ns |
|  |  | FO $=256$ | 0.0 |  | 0.0 |  | 0.0 |  |  |
| $t_{\text {HEXT }}$ | Input Latch External Hold | FO $=32$ | 7.0 |  | 7.0 |  | 7.0 |  | ns |
|  |  | $\mathrm{FO}=256$ | 11.2 |  | 11.2 |  | 11.2 |  |  |
| $\mathrm{t}_{\mathrm{P}}$ | Minimum Period | FO $=32$ | 7.7 |  | 8.3 |  | 9.1 |  | ns |
|  |  | $\mathrm{FO}=256$ | 8.1 |  | 8.8 |  | 10.0 |  |  |
| $\mathrm{f}_{\text {MAX }}$ | Maximum Frequency | FO = 32 |  | 130.0 |  | 120.0 |  | 110.0 | ns |
|  |  | FO = 256 |  | 125.0 |  | 115.0 |  | 100.0 |  |

Note: *These parameters should be used for estimating device performance. Optimization techniques may further reduce delays by 0 to 4 ns. Routing delays are for typical designs across worst-case operating conditions. Postroute timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

## A1225A Timing Characteristics (continued)

Table 2-14 • A1225A Worst-Case Commercial Conditions, VCC $=4.75 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=70^{\circ} \mathrm{C}$

| TTL Output Module Timing ${ }^{1}$ |  | -2 Speed |  | -1 Speed |  | Std. Speed |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter/Description |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\text {DLH }}$ | Data to Pad High |  | 8.0 |  | 9.0 |  | 10.6 | ns |
| $\mathrm{t}_{\text {DHL }}$ | Data to Pad Low |  | 10.1 |  | 11.4 |  | 13.4 | ns |
| $\mathrm{t}_{\text {ENZH }}$ | Enable Pad Z to High |  | 8.9 |  | 10.0 |  | 11.8 | ns |
| $\mathrm{t}_{\text {ENZL }}$ | Enable Pad Z to Low |  | 11.6 |  | 13.2 |  | 15.5 | ns |
| $\mathrm{t}_{\text {ENHZ }}$ | Enable Pad High to Z |  | 7.1 |  | 8.0 |  | 9.4 | ns |
| tenLz | Enable Pad Low to Z |  | 8.3 |  | 9.5 |  | 11.1 | ns |
| $\mathrm{t}_{\text {GLH }}$ | G to Pad High |  | 8.9 |  | 10.2 |  | 11.9 | ns |
| $\mathrm{t}_{\text {GHL }}$ | G to Pad Low |  | 11.2 |  | 12.7 |  | 14.9 | ns |
| $\mathrm{d}_{\text {TLH }}$ | Delta Low to High |  | 0.07 |  | 0.08 |  | 0.09 | ns/pF |
| $\mathrm{d}_{\text {THL }}$ | Delta High to Low |  | 0.12 |  | 0.13 |  | 0.16 | ns/pF |
| CMOS Output Module Timing ${ }^{1}$ |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {DLH }}$ | Data to Pad High |  | 10.1 |  | 11.5 |  | 13.5 | ns |
| $\mathrm{t}_{\text {DHL }}$ | Data to Pad Low |  | 8.4 |  | 9.6 |  | 11.2 | ns |
| $\mathrm{t}_{\text {ENZH }}$ | Enable Pad Z to High |  | 8.9 |  | 10.0 |  | 11.8 | ns |
| $\mathrm{t}_{\text {ENZL }}$ | Enable Pad Z to Low |  | 11.6 |  | 13.2 |  | 15.5 | ns |
| $\mathrm{t}_{\text {ENHZ }}$ | Enable Pad High to Z |  | 7.1 |  | 8.0 |  | 9.4 | ns |
| tenLz | Enable Pad Low to Z |  | 8.3 |  | 9.5 |  | 11.1 | ns |
| $\mathrm{t}_{\text {GLH }}$ | G to Pad High |  | 8.9 |  | 10.2 |  | 11.9 | ns |
| $\mathrm{t}_{\mathrm{GHL}}$ | G to Pad Low |  | 11.2 |  | 12.7 |  | 14.9 | ns |
| $\mathrm{d}_{\text {TLH }}$ | Delta Low to High |  | 0.12 |  | 0.13 |  | 0.16 | ns/pF |
| $\mathrm{d}_{\text {THL }}$ | Delta High to Low |  | 0.09 |  | 0.10 |  | 0.12 | ns/pF |

## Notes:

1. Delays based on 50 pF loading.
2. SSO information can be found at www.microsemi.com/soc/techdocs/appnotes/board_consideration.aspx.

## A1240A Timing Characteristics

Table 2-15 • A1240A Worst-Case Commercial Conditions, VCC $=4.75 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=70^{\circ} \mathrm{C}$

| Logic Module Propagation Delays $^{\mathbf{1}}$ | $\mathbf{- 2 ~ S p e e d ~}^{\mathbf{3}}$ |  | $\mathbf{- 1}$ Speed |  | Std. Speed |  | Units |  |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter/Description | Min. | Max. | Min. | Max. | Min. | Max. |  |  |
| $\mathrm{t}_{\text {PD1 }}$ | Single Module |  | 3.8 |  | 4.3 |  | 5.0 | ns |
| $\mathrm{t}_{\text {CO }}$ | Sequential Clock to Q |  | 3.8 |  | 4.3 |  | 5.0 | ns |
| $\mathrm{t}_{\text {GO }}$ | Latch G to Q |  | 3.8 |  | 4.3 |  | 5.0 | ns |
| $\mathrm{t}_{\text {RS }}$ | Flip-Flop (Latch) Reset to Q |  | 3.8 |  | 4.3 |  | 5.0 | ns |

Predicted Routing Delays ${ }^{2}$

| $\mathrm{t}_{\text {RD1 }}$ | FO = 1 Routing Delay |  | 1.4 |  | 1.5 |  | 1.8 | ns |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{t}_{\text {RD2 }}$ | FO = 2 Routing Delay |  | 1.7 |  | 2.0 |  | 2.3 | ns |
| $\mathrm{t}_{\text {RD3 }}$ | FO = 3 Routing Delay |  | 2.3 |  | 2.6 |  | 3.0 | ns |
| $\mathrm{t}_{\text {RD4 }}$ | FO = 4 Routing Delay |  | 3.1 |  | 3.5 |  | 4.1 | ns |
| $\mathrm{t}_{\text {RD8 }}$ | FO = 8 Routing Delay |  | 4.7 |  | 5.4 |  | 6.3 | ns |

Sequential Timing Characteristics ${ }^{3,4}$

| $\mathrm{t}_{\text {SUD }}$ | Flip-Flop (Latch) Data Input Setup | 0.4 |  | 0.4 |  | 0.5 |  | ns |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{t}_{\text {HD }}$ | Flip-Flop (Latch) Data Input Hold | 0.0 |  | 0.0 |  | 0.0 |  | ns |
| $\mathrm{t}_{\text {SUENA }}$ | Flip-Flop (Latch) Enable Setup | 0.8 |  | 0.9 |  | 1.0 |  | ns |
| $\mathrm{t}_{\text {HENA }}$ | Flip-Flop (Latch) Enable Hold | 0.0 |  | 0.0 |  | 0.0 |  | ns |
| $\mathrm{t}_{\text {WCLKA }}$ | Flip-Flop (Latch) Clock Active Pulse Width | 4.5 |  | 6.0 |  | 6.5 |  | ns |
| $\mathrm{t}_{\text {WASYN }}$ | Flip-Flop (Latch) Clock Asynchronous Pulse Width | 4.5 |  | 6.0 |  | 6.5 |  | ns |
| $\mathrm{t}_{\text {A }}$ | Flip-Flop Clock Input Period | 9.8 |  | 12.0 |  | 15.0 |  | ns |
| $\mathrm{t}_{\text {INH }}$ | Input Buffer Latch Hold | 0.0 |  | 0.0 |  | 0.0 |  | ns |
| $\mathrm{t}_{\text {INSU }}$ | Input Buffer Latch Setup | 0.4 |  | 0.4 |  | 0.5 |  | ns |
| $\mathrm{t}_{\text {OUTH }}$ | Output Buffer Latch Hold | 0.0 |  | 0.0 |  | 0.0 |  | ns |
| $\mathrm{t}_{\text {OUTSU }}$ | Output Buffer Latch Setup | 0.4 |  | 0.4 |  | 0.5 |  | ns |
| $\mathrm{f}_{\text {MAX }}$ | Flip-Flop (Latch) Clock Frequency |  | 100.0 |  | 80.0 |  | 66.0 | MHz |

Notes:

1. For dual-module macros, use $t_{P D 1}+t_{R D 1}+t_{P D n}, t_{C O}+t_{R D 1}+t_{P D n}$, or $t_{P D 1}+t_{R D 1}+t_{S U D}$-whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.
3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the DirectTime Analyzer utility.
4. Setup and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.

## A1240A Timing Characteristics (continued)

Table 2-16 • A1240A Worst-Case Commercial Conditions, VCC $=4.75 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=70^{\circ} \mathrm{C}$

| I/O Module Input Propagation Delays | -2 Speed |  | $\mathbf{- 1}$ Speed |  | Std. Speed |  | Units |  |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter/Description | Min. | Max. | Min. | Max. | Min. | Max. |  |  |
| $\mathrm{t}_{\text {INYH }}$ | Pad to Y High |  | 2.9 |  | 3.3 |  | 3.8 | ns |
| $\mathrm{t}_{\text {INYL }}$ | Pad to Y Low |  | 2.6 |  | 3.0 |  | 3.5 | ns |
| $\mathrm{t}_{\text {INGH }}$ | G to Y High |  | 5.0 |  | 5.7 |  | 6.6 | ns |
| $\mathrm{t}_{\text {INGL }}$ | G to Y Low |  | 4.7 |  | 5.4 |  | 6.3 | ns |

Input Module Predicted Input Routing Delays*

| $\mathrm{t}_{\text {IRD1 }}$ | FO = 1 Routing Delay |  | 4.2 |  | 4.8 |  | 5.6 | ns |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{t}_{\text {IRD2 }}$ | FO = 2 Routing Delay |  | 4.8 |  | 5.4 |  | 6.4 | ns |
| $\mathrm{t}_{\text {IRD3 }}$ | FO = 3 Routing Delay |  | 5.4 |  | 6.1 |  | 7.2 | ns |
| $\mathrm{t}_{\text {IRD4 }}$ | FO = 4 Routing Delay |  | 5.9 |  | 6.7 |  | 7.9 | ns |
| $\mathrm{t}_{\text {IRD8 }}$ | FO = 8 Routing Delay |  | 7.9 |  | 8.9 |  | 10.5 | ns |

Global Clock Network

| ${ }^{\text {t }}$ CKH | Input Low to High | $\mathrm{FO}=32$ |  | 10.2 |  | 11.0 |  | 12.8 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | FO $=256$ |  | 11.8 |  | 13.0 |  | 15.7 |  |
| ${ }^{\text {t }}$ KKL | Input High to Low | FO $=32$ |  | 10.2 |  | 11.0 |  | 12.8 | ns |
|  |  | FO $=256$ |  | 12.0 |  | 13.2 |  | 15.9 |  |
| $t_{\text {PWH }}$ | Minimum Pulse Width High | FO $=32$ | 3.8 |  | 4.5 |  | 5.5 |  | ns |
|  |  | FO $=256$ | 4.1 |  | 5.0 |  | 5.8 |  |  |
| $\mathrm{t}_{\text {PWL }}$ | Minimum Pulse Width Low | FO $=32$ | 3.8 |  | 4.5 |  | 5.5 |  | ns |
|  |  | $\mathrm{FO}=256$ | 4.1 |  | 5.0 |  | 5.8 |  |  |
| ${ }^{\text {t CKSW }}$ | Maximum Skew | FO $=32$ |  | 0.5 |  | 0.5 |  | 0.5 | ns |
|  |  | FO $=256$ |  | 2.5 |  | 2.5 |  | 2.5 |  |
| tsuext | Input Latch External Setup | FO $=32$ | 0.0 |  | 0.0 |  | 0.0 |  | ns |
|  |  | FO $=256$ | 0.0 |  | 0.0 |  | 0.0 |  |  |
| $\mathrm{t}_{\text {HEXT }}$ | Input Latch External Hold | FO $=32$ | 7.0 |  | 7.0 |  | 7.0 |  | ns |
|  |  | $\mathrm{FO}=256$ | 11.2 |  | 11.2 |  | 11.2 |  |  |
| $\mathrm{t}_{\mathrm{P}}$ | Minimum Period | FO $=32$ | 8.1 |  | 9.1 |  | 11.1 |  | ns |
|  |  | FO $=256$ | 8.8 |  | 10.0 |  | 11.7 |  |  |
| $\mathrm{f}_{\text {MAX }}$ | Maximum Frequency | FO $=32$ |  | 125.0 |  | 110.0 |  | 90.0 | ns |
|  |  | FO $=256$ |  | 115.0 |  | 100.0 |  | 85.0 |  |

Note: *These parameters should be used for estimating device performance. Optimization techniques may further reduce delays by 0 to 4 ns. Routing delays are for typical designs across worst-case operating conditions. Postroute timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

## A1240A Timing Characteristics (continued)

Table 2-17. A1240A Worst-Case Commercial Conditions, $\mathrm{VCC}=4.75 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=70^{\circ} \mathrm{C}$

| TTL Output Module Timing ${ }^{1}$ |  | -2 Speed |  | -1 Speed |  | Std. Speed |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter/Description |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\text {DLH }}$ | Data to Pad High |  | 8.0 |  | 9.0 |  | 10.6 | ns |
| $\mathrm{t}_{\text {DHL }}$ | Data to Pad Low |  | 10.1 |  | 11.4 |  | 13.4 | ns |
| tenzh | Enable Pad Z to High |  | 8.9 |  | 10.0 |  | 11.8 | ns |
| $\mathrm{t}_{\text {ENZL }}$ | Enable Pad Z to Low |  | 11.7 |  | 13.2 |  | 15.5 | ns |
| $\mathrm{t}_{\text {ENHZ }}$ | Enable Pad High to Z |  | 7.1 |  | 8.0 |  | 9.4 | ns |
| tenLz | Enable Pad Low to Z |  | 8.4 |  | 9.5 |  | 11.1 | ns |
| $\mathrm{t}_{\text {GLH }}$ | G to Pad High |  | 9.0 |  | 10.2 |  | 11.9 | ns |
| $\mathrm{t}_{\mathrm{GHL}}$ | G to Pad Low |  | 11.2 |  | 12.7 |  | 14.9 | ns |
| $\mathrm{d}_{\text {TLH }}$ | Delta Low to High |  | 0.07 |  | 0.08 |  | 0.09 | ns/pF |
| $\mathrm{d}_{\text {THL }}$ | Delta High to Low |  | 0.12 |  | 0.13 |  | 0.16 | ns/pF |
| CMOS Output Module Timing ${ }^{1}$ |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {DLH }}$ | Data to Pad High |  | 10.2 |  | 11.5 |  | 13.5 | ns |
| $\mathrm{t}_{\text {DHL }}$ | Data to Pad Low |  | 8.4 |  | 9.6 |  | 11.2 | ns |
| $\mathrm{t}_{\text {ENZH }}$ | Enable Pad Z to High |  | 8.9 |  | 10.0 |  | 11.8 | ns |
| $\mathrm{t}_{\text {ENZL }}$ | Enable Pad Z to Low |  | 11.7 |  | 13.2 |  | 15.5 | ns |
| $\mathrm{t}_{\mathrm{ENHz}}$ | Enable Pad High to Z |  | 7.1 |  | 8.0 |  | 9.4 | ns |
| $\mathrm{t}_{\text {ENLZ }}$ | Enable Pad Low to Z |  | 8.4 |  | 9.5 |  | 11.1 | ns |
| $\mathrm{t}_{\text {GLH }}$ | G to Pad High |  | 9.0 |  | 10.2 |  | 11.9 | ns |
| $\mathrm{t}_{\mathrm{GHL}}$ | G to Pad Low |  | 11.2 |  | 12.7 |  | 14.9 | ns |
| $\mathrm{d}_{\text {TLH }}$ | Delta Low to High |  | 0.12 |  | 0.13 |  | 0.16 | ns/pF |
| $\mathrm{d}_{\text {THL }}$ | Delta High to Low |  | 0.09 |  | 0.10 |  | 0.12 | ns/pF |

Notes:

1. Delays based on 50 pF loading.
2. SSO information can be found at www.microsemi.com/soc/techdocs/appnotes/board_consideration.aspx.

## A1280A Timing Characteristics

Table 2-18•A1280A Worst-Case Commercial Conditions, VCC = 4.75 V, $\mathrm{T}_{\mathrm{J}}=70^{\circ} \mathrm{C}$

| Logic Module Propagation Delays $^{\mathbf{1}}$ | $\mathbf{- 2 ~ S p e e d ~}^{\mathbf{3}}$ |  | $\mathbf{- 1}$ Speed |  | Std. Speed |  | Units |  |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter/Description | Min. | Max. | Min. | Max. | Min. | Max. |  |  |
| $\mathrm{t}_{\text {PD1 }}$ | Single Module |  | 3.8 |  | 4.3 |  | 5.0 | ns |
| $\mathrm{t}_{\text {CO }}$ | Sequential Clock to Q |  | 3.8 |  | 4.3 |  | 5.0 | ns |
| $\mathrm{t}_{\text {GO }}$ | Latch G to Q |  | 3.8 |  | 4.3 |  | 5.0 | ns |
| $\mathrm{t}_{\text {RS }}$ | Flip-Flop (Latch) Reset to Q |  | 3.8 |  | 4.3 |  | 5.0 | ns |

Predicted Routing Delays ${ }^{2}$

| $\mathrm{t}_{\text {RD1 }}$ | FO = 1 Routing Delay |  | 1.7 |  | 2.0 |  | 2.3 | ns |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{t}_{\text {RD2 }}$ | FO = 2 Routing Delay |  | 2.5 |  | 2.8 |  | 3.3 | ns |
| $\mathrm{t}_{\text {RD3 }}$ | FO = 3 Routing Delay |  | 3.0 |  | 3.4 |  | 4.0 | ns |
| $\mathrm{t}_{\text {RD4 }}$ | FO = 4 Routing Delay |  | 3.7 |  | 4.2 |  | 4.9 | ns |
| $\mathrm{t}_{\text {RD8 }}$ | FO = 8 Routing Delay |  | 6.7 |  | 7.5 |  | 8.8 | ns |

Sequential Timing Characteristics ${ }^{3,4}$

| $\mathrm{t}_{\text {SUD }}$ | Flip-Flop (Latch) Data Input Setup | 0.4 |  | 0.4 |  | 0.5 |  | ns |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{t}_{\text {HD }}$ | Flip-Flop (Latch) Data Input Hold | 0.0 |  | 0.0 |  | 0.0 |  | ns |
| $\mathrm{t}_{\text {SUENA }}$ | Flip-Flop (Latch) Enable Setup | 0.8 |  | 0.9 |  | 1.0 |  | ns |
| $\mathrm{t}_{\text {HENA }}$ | Flip-Flop (Latch) Enable Hold | 0.0 |  | 0.0 |  | 0.0 |  | ns |
| $\mathrm{t}_{\text {WCLKA }}$ | Flip-Flop (Latch) Clock Active Pulse Width | 5.5 |  | 6.0 |  | 7.0 |  | ns |
| $\mathrm{t}_{\text {WASYN }}$ | Flip-Flop (Latch) Clock Asynchronous Pulse Width | 5.5 |  | 6.0 |  | 7.0 |  | ns |
| $\mathrm{t}_{\text {A }}$ | Flip-Flop Clock Input Period | 11.7 |  | 13.3 |  | 18.0 |  | ns |
| $\mathrm{t}_{\text {INH }}$ | Input Buffer Latch Hold | 0.0 |  | 0.0 |  | 0.0 |  | ns |
| $\mathrm{t}_{\text {INSU }}$ | Input Buffer Latch Setup | 0.4 |  | 0.4 |  | 0.5 |  | ns |
| $\mathrm{t}_{\text {OUTH }}$ | Output Buffer Latch Hold | 0.0 |  | 0.0 |  | 0.0 |  | ns |
| $\mathrm{t}_{\text {OUTSU }}$ | Output Buffer Latch Setup | 0.4 |  | 0.4 |  | 0.5 |  | ns |
| $\mathrm{f}_{\text {MAX }}$ | Flip-Flop (Latch) Clock Frequency |  | 85.0 |  | 75.0 |  | 50.0 | MHz |

Notes:

1. For dual-module macros, use $t_{P D 1}+t_{R D 1}+t_{P D n}, t_{C O}+t_{R D 1}+t_{P D n}$, or $t_{P D 1}+t_{R D 1}+t_{S U D}$-whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.
3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the DirectTime Analyzer utility.
4. Setup and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.

## A1280A Timing Characteristics (continued)

Table 2-19 • A1280A Worst-Case Commercial Conditions, VCC $=4.75 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=70^{\circ} \mathrm{C}$

| I/O Module Input Propagation Delays | $\mathbf{- 2}$ Speed |  | $\mathbf{- 1}$ Speed |  | Std. Speed |  | Units |  |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter/Description | Min. | Max. | Min. | Max. | Min. | Max. |  |  |
| $\mathrm{t}_{\text {INYH }}$ | Pad to Y High |  | 2.9 |  | 3.3 |  | 3.8 | ns |
| $\mathrm{t}_{\text {INYL }}$ | Pad to Y Low |  | 2.7 |  | 3.0 |  | 3.5 | ns |
| $\mathrm{t}_{\text {INGH }}$ | G to Y High |  | 5.0 |  | 5.7 |  | 6.6 | ns |
| $\mathrm{t}_{\text {INGL }}$ | G to Y Low |  | 4.8 |  | 5.4 |  | 6.3 | ns |

Input Module Predicted Input Routing Delays*

| $\mathrm{t}_{\text {IRD1 }}$ | FO = 1 Routing Delay |  | 4.6 |  | 5.1 |  | 6.0 | ns |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{t}_{\text {IRD2 }}$ | FO = 2 Routing Delay |  | 5.2 |  | 5.9 |  | 6.9 | ns |
| $\mathrm{t}_{\text {IRD3 }}$ | FO = 3 Routing Delay |  | 5.6 |  | 6.3 |  | 7.4 | ns |
| $\mathrm{t}_{\text {IRD4 }}$ | FO = 4 Routing Delay |  | 6.5 |  | 7.3 |  | 8.6 | ns |
| $\mathrm{t}_{\text {IRD8 }}$ | FO = 8 Routing Delay |  | 9.4 |  | 10.5 |  | 12.4 | ns |

Global Clock Network

| $\mathrm{t}_{\text {CKH }}$ | Input Low to High | $\mathrm{FO}=32$ |  | 10.2 |  | 11.0 |  | 12.8 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | FO $=256$ |  | 13.1 |  | 14.6 |  | 17.2 |  |
| $\mathrm{t}_{\text {CKL }}$ | Input High to Low | $\mathrm{FO}=32$ |  | 10.2 |  | 11.0 |  | 12.8 | ns |
|  |  | FO $=256$ |  | 13.3 |  | 14.9 |  | 17.5 |  |
| $t_{\text {PWH }}$ | Minimum Pulse Width High | FO $=32$ | 5.0 |  | 5.5 |  | 6.6 |  | ns |
|  |  | FO $=256$ | 5.8 |  | 6.4 |  | 7.6 |  |  |
| $\mathrm{t}_{\text {PWL }}$ | Minimum Pulse Width Low | FO $=32$ | 5.0 |  | 5.5 |  | 6.6 |  | ns |
|  |  | $\mathrm{FO}=256$ | 5.8 |  | 6.4 |  | 7.6 |  |  |
| ${ }^{\text {t CKSW }}$ | Maximum Skew | FO $=32$ |  | 0.5 |  | 0.5 |  | 0.5 | ns |
|  |  | FO $=256$ |  | 2.5 |  | 2.5 |  | 2.5 |  |
| tsuext | Input Latch External Setup | FO $=32$ | 0.0 |  | 0.0 |  | 0.0 |  | ns |
|  |  | FO $=256$ | 0.0 |  | 0.0 |  | 0.0 |  |  |
| $\mathrm{t}_{\text {HEXT }}$ | Input Latch External Hold | FO $=32$ | 7.0 |  | 7.0 |  | 7.0 |  | ns |
|  |  | $\mathrm{FO}=256$ | 11.2 |  | 11.2 |  | 11.2 |  |  |
| $\mathrm{t}_{\mathrm{P}}$ | Minimum Period | FO $=32$ | 9.6 |  | 11.2 |  | 13.3 |  | ns |
|  |  | FO $=256$ | 10.6 |  | 12.6 |  | 15.3 |  |  |
| $\mathrm{f}_{\text {MAX }}$ | Maximum Frequency | FO $=32$ |  | 105.0 |  | 90.0 |  | 75.0 | ns |
|  |  | FO $=256$ |  | 95.0 |  | 80.0 |  | 65.0 |  |

Note: *These parameters should be used for estimating device performance. Optimization techniques may further reduce delays by 0 to 4 ns . Routing delays are for typical designs across worst-case operating conditions. Postroute timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

## A1280A Timing Characteristics (continued)

