

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







# DS2316 Datasheet 40MX and 42MX FPGA





Power Matters.\*

Microsemi Corporate Headquarters
One Enterprise, Aliso Viejo,
CA 92656 USA
Within the USA: +1 (800) 713-4113
Outside the USA: +1 (949) 380-6100
Fax: +1 (949) 215-4996
Email: sales.support@microsemi.com
www.microsemi.com

© 2016 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.

#### **About Microsemi**

Microsemi Corporation (Nasdaq: MSCC) offers a comprehensive portfolio of semiconductor and system solutions for aerospace & defense, communications, data center and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; enterprise storage and communication solutions, security technologies and scalable anti-tamper products; Ethernet solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, California, and has approximately 4,800 employees globally. Learn more at www.microsemi.com.



# **Contents**

1	Povici	on Hiet	tory	4
1				
	1.1		n 15.0	
	1.2		n 14.0	
	1.3	Revision	n 13.0	1
	1.4	Revision	n 12.0	1
	1.5	Revision	n 11.0	1
	1.6		1 10.0	
	1.7		19.0	
	1.8	Revision	n 6.0	2
2	40MX	and 42	PMX FPGA Families	1
_				
	2.1		S	
		2.1.1	High Capacity	
		2.1.2	High Performance	
		2.1.3	HiRel Features	
		2.1.4	Ease of Integration	
	2.2	Product	Profile	1
	2.3	Ordering	g Information	3
	2.4	Plastic D	Device Resources	4
	2.5	Ceramio	Device Resources	4
	2.6		ature Grade Offerings	
	2.7	•	-	
	2.1	Speed C	Grade Offerings	Э
3	40MX	and 42	PMX FPGAs	6
	3.1	General	Description	6
	3.2		nitectural Overview	
	3.2	3.2.1	Logic Modules	
		3.2.2	Dual-Port SRAM Modules	
		3.2.3	Routing Structure	
		3.2.4	Clock Networks	
		3.2.5	MultiPlex I/O Modules	
	3.3	-	rchitectural Features	
	3.3	3.3.1	Performance	
		3.3.2	User Security	
		3.3.3	Programming	
		3.3.4	Power Supply	
		3.3.5	Power-Up/Down in Mixed-Voltage Mode	
		3.3.6	Transient Current	
		3.3.7	Low Power Mode	
	3.4		Dissipation	
	5.4	3.4.1	General Power Equation	
		3.4.2	Static Power Component	
		3.4.3	Active Power Component	
		3.4.4	Equivalent Capacitance	
		3.4.5	C <sub>FO</sub> Values for Microsemi MX FPGAs	
		3.4.6	Test Circuitry and Silicon Explorer II Probe	
		3.4.7	Design Consideration	
		3.4.8	IEEE Standard 1149.1 Boundary Scan Test (BST) Circuitry	7
		3.4.9	JTAG Mode Activation	
		3.4.10	TRST Pin and TAP Controller Reset	



		3.4.11	Boundary Scan Description Language (BSDL) File	19
	3.5	Develop	pment Tool Support	19
	3.6	Related	d Documents	20
		3.6.1	Application Notes	
		3.6.2	User Guides and Manuals	
		3.6.3	Miscellaneous	20
	3.7	5.0 V O	perating Conditions	20
		3.7.1	5 V TTL Electrical Specifications	21
	3.8	3.3 V O	perating Conditions	22
		3.8.1	3.3 V LVTTL Electrical Specifications	
	3.9	Mixed 5	5.0 V / 3.3 V Operating Conditions (for 42MX Devices Only)	23
		3.9.1	Mixed 5.0V/3.3V Electrical Specifications	
		3.9.2	Output Drive Characteristics for 5.0 V PCI Signaling	
		3.9.3	Output Drive Characteristics for 3.3 V PCI Signaling	27
		3.9.4	Junction Temperature (T <sub>J</sub> )	
		3.9.5	Package Thermal Characteristics	28
	3.10	Timing I	Models	
		3.10.1	Parameter Measurement	
		3.10.2	Sequential Module Timing Characteristics	
		3.10.3	Sequential Timing Characteristics	
		3.10.4	Decode Module Timing	
		3.10.5	SRAM Timing Characteristics	
		3.10.6 3.10.7	Dual-Port SRAM Timing Waveforms	
	0.44		Predictable Performance: Tight Delay Distributions	
	3.11	•	Characteristics	
		3.11.1 3.11.2	Critical Nets and Typical Nets	
		3.11.2	Timing Derating	
		3.11.4	Temperature and Voltage Derating Factors	
		3.11.5	PCI System Timing Specification	
		3.11.6	PCI Models	
	3.12		scriptions	
4	Packa	ngo Din	Assignments	86



# **Figures**

Figure 1	Ordering Information	. 3
Figure 2	42MX C-Module Implementation	. 7
Figure 3	42MX C-Module Implementation	
Figure 4	42MX S-Module Implementation	
Figure 5	A42MX24 and A42MX36 D-Module Implementation	
Figure 6	A42MX36 Dual-Port SRAM Block	
Figure 7	MX Routing Structure	
Figure 8	Clock Networks of 42MX Devices	
Figure 9	Quadrant Clock Network of A42MX36 Devices	
Figure 10	42MX I/O Module	
Figure 11	PCI Output Structure of A42MX24 and A42MX36 Devices	
Figure 12	Silicon Explorer II Setup with 40MX	
Figure 13	Silicon Explorer II Setup with 42MX	
Figure 14	42MX IEEE 1149.1 Boundary Scan Circuitry	
Figure 15	Device Selection Wizard	
Figure 16	Typical Output Drive Characteristics (Based Upon Measured Data)	
Figure 17	40MX Timing Model*	
Figure 18	42MX Timing Model	
Figure 19	42MX Timing Model (Logic Functions Using Quadrant Clocks)	
Figure 20	42MX Timing Model (SRAM Functions)	
Figure 21	Output Buffer Delays	
Figure 22	AC Test Loads	
Figure 23	Input Buffer Delays	
Figure 24	Module Delays	
Figure 25	Flip-Flops and Latches	34
Figure 26	Input Buffer Latches	34
Figure 27	Output Buffer Latches	35
Figure 28	Decode Module Timing	35
Figure 29	SRAM Timing Characteristics	
Figure 30	42MX SRAM Write Operation	
Figure 31	42MX SRAM Synchronous Read Operation	
Figure 32	42MX SRAM Asynchronous Read Operation—Type 1 (Read Address Controlled)	
Figure 33	42MX SRAM Asynchronous Read Operation—Type 2 (Write Address Controlled)	
Figure 34	42MX Junction Temperature and Voltage Derating Curves	
ga. o o .	(Normalized to TJ = 25°C, VCCA = 5.0 V)	38
Figure 35	40MX Junction Temperature and Voltage Derating Curves	-
ga. 0 00	(Normalized to TJ = 25°C, VCC = 5.0 V)	39
Figure 36	42MX Junction Temperature and Voltage Derating Curves	00
rigare oo	(Normalized to TJ = 25°C, VCCA = 3.3 V)	30
Figure 37	40MX Junction Temperature and Voltage Derating Curves	00
rigule 57		40
Figure 38	PL44	96
•		
Figure 39	PL68	
Figure 40	PL84	
Figure 41	PQ100	
Figure 42	PQ144	
Figure 43	PQ160	
Figure 44	PQ208	
Figure 45	PQ240	
Figure 46	VQ80	
Figure 47	VQ100	_
Figure 48	TQ176	
Figure 49	CQ208	
Figure 50	CQ256	38



Figure 51	BG272	145
Figure 52	PG132	153
Figure 53	CQ172	158



# **Tables**

Table 1	Product profile
Table 2	Plastic Device Resources
Table 3	Ceramic Device Resources
Table 4	Temperature Grade Offerings
Table 5	Speed Grade Offerings
Table 6	Voltage Support of MX Devices
Table 7	Fixed Capacitance Values for MX FPGAs (pF)
Table 8	Device Configuration Options for Probe Capability
Table 9	Test Access Port Descriptions
Table 10	Supported BST Public Instructions
Table 11	Boundary Scan Pin Configuration and Functionality
Table 12	Absolute Maximum Ratings for 40MX Devices*
Table 13	Absolute Maximum Ratings for 42MX Devices*
Table 13	Recommended Operating Conditions
Table 14	5V TTL Electrical Specifications
Table 16	Absolute Maximum Ratings for 40MX Devices*
Table 17	Absolute Maximum Ratings for 42MX Devices*
Table 18	Recommended Operating Conditions
Table 19	3.3V LVTTL Electrical Specifications
Table 20	Absolute Maximum Ratings*
Table 21	Recommended Operating Conditions
Table 22	Mixed 5.0V/3.3V Electrical Specifications
Table 23	DC Specification (5.0 V PCI Signaling)
Table 24	AC Specifications (5.0V PCI Signaling)
Table 25	Mixed 5.0V/3.3V Electrical Specifications 2 DC Specification (5.0 V PCI Signaling) 2 AC Specifications (5.0V PCI Signaling)* 2 DC Specification (3.3 V PCI Signaling) 2
Table 26	AC Specifications for (3.3 V PCI Signaling)
Table 27	Package Thermal Characteristics
Table 28	42MX Temperature and Voltage Derating Factors (Normalized to $T_J = 25$ °C, VCCA = 5.0 V) 3
Table 29	40MX Temperature and Voltage Derating Factors(Normalized to TJ = 25°C, VCC = 5.0 V) 3
Table 30	42MX Temperature and Voltage Derating Factors(Normalized to TJ = 25°C, VCCA = 3.3 V) 3
Table 31	40MX Temperature and Voltage Derating Factors (Normalized to TJ = 25°C, VCC = 3.3 V) 3
Table 32	Clock Specification for 33 MHz PCI
Table 33	Timing Parameters for 33 MHz PCI4
Table 34	A40MX02 Timing Characteristics (Nominal 5.0 V Operation)
Table 35	A40MX02 Timing Characteristics (Nominal 3.3 V Operation)
Table 36	A40MX04 Timing Characteristics (Nominal 5.0 V Operation) (Worst-Case Commercial Conditions,
	$VCC = 4.75 \text{ V}, T_{.1} = 70^{\circ}C)$
Table 37	A40MX04 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions,
	VCC = 3.0 V, T <sub>.1</sub> = 70°C)
Table 38	A42MX09 Timing Characteristics (Nominal 5.0 V Operation) (Worst-Case Commercial Conditions,
	VCCA = 4.75 V, T <sub>J</sub> = 70°C)
Table 39	A42MX09 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions,
	VCCA = 3.0 V, T <sub>.1</sub> = 70°C)
Table 40	A42MX16 Timing Characteristics (Nominal 5.0 V Operation) (Worst-Case Commercial Conditions,
	VCCA = 4.75 V, T <sub>.1</sub> = 70°C)
Table 41	A42MX16 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions,
	VCCA = 3.0 V, T <sub>.1</sub> = 70°C)
Table 42	A42MX24 Timing Characteristics (Nominal 5.0 V Operation) (Worst-Case Commercial Conditions,
. 45.5 12	VCCA = 4.75 V, T <sub>.1</sub> = 70°C)
Table 43	A42MX24 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions,
I abic to	$VCCA = 3.0 \text{ V}, \text{ T}_{J} = 70^{\circ}\text{C})$
Table 44	A42MX36 Timing Characteristics (Nominal 5.0 V Operation)(Worst-Case Commercial Conditions,
1 4015 44	VCCA = 4.75 V, T <sub>.1</sub> = 70°C)
Table 45	A42MX36 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions,
i abie 40	74-21/700 Timing Orial acteriatios (Norminal 5.5 V Operation) (VVOIst-Case Commercial Conditions,



	$VCCA = 3.0 \text{ V}, T_{.1} = 70^{\circ}C)$	79
Table 46	Configuration of Unused I/Os	84
Table 47	PL44	
Table 48	PL68	88
Table 49	PL84	90
Table 50	PQ 100	93
Table 51	PQ144	97
Table 52	PQ160	
Table 53	PQ208	
Table 54	PQ240	
Table 55	VQ80	
Table 56	VQ100	123
Table 57	TQ176	126
Table 58	CQ208	
Table 59	CQ256	
Table 60	BG272	
Table 61	PG132	153
Table 62	CQ172	158



# 1 Revision History

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

#### 1.1 Revision 15.0

The following is a summary of the changes in revision 15.0 of this document.

- Table 15, page 21 is edited to add the footnote, VIH(Min) is 2.4V for A42MX36 family. This applies only to VCCI of 5V and is not applicable to VCCI of 3.3V
- Table 22, page 25 is edited to add the footnote, VIH(Min) is 2.4V for A42MX36 family. This applies only to VCCI of 5V and is not applicable to VCCI of 3.3V
- Table 23, page 25 is edited to add the footnote, VIH(Min) is 2.4V for A42MX36 family. This applies only to VCCI of 5V and is not applicable to VCCI of 3.3V

#### 1.2 Revision 14.0

The following is a summary of the changes in revision 14.0 of this document.

- Added CQFP package information for A42MX16 device in Product Profile, page 1 and Ceramic Device Resources, page 4 (SAR 79522).
- Added Military (M) and MIL-STD-883 Class B (B) grades for CPGA 132 Package and added Commercial (C), Military (M), and MIL-STD-883 Class B (B) grades for CQFP 172 Package in Temperature Grade Offerings, page 5 (SAR 79519)
- Changed Silicon Sculptor II to Silicon Sculptor in Programming, page 12 (SAR 38754)
- Added Figure 53, page 158 CQ172 package (SAR 79522).

#### 1.3 **Revision 13.0**

The following is a summary of the changes in revision 13.0 of this document.

- Added Figure 42, page 97 PQ144 Package for A42MX09 device (SAR 69776)
- Added Figure 52, page 153 PQ132 Package for A42MX09 device (SAR 69776)

#### 1.4 Revision 12.0

The following is a summary of the changes in revision 12.0 of this document.

- Added information on power-up behavior for A42MX24 and A42MX36 devices to the Power Supply, page 13 (SAR 42096
- Corrected the inadvertent mistake in the naming of the PL68 pin assignment table (SARs 48999, 49793)

## 1.5 Revision 11.0

The following is a summary of the changes in revision 11.0 of this document.

- The FuseLock logo and accompanying text was removed from the User Security, page 12. This
  marking is no longer used on Microsemi devices (PCN 0915)
- The Development Tool Support, page 19 was updated (SAR 38512)

## 1.6 Revision 10.0

The following is a summary of the changes in revision 10.0 of this document.

- Ordering Information, page 3 was updated to include lead-free package ordering codes (SAR 21968)
- The User Security, page 12 was revised to clarify that although no existing security measures can give an absolute guarantee, Microsemi FPGAs implement the best security available in the industry (SAR 34673)



- The Transient Current, page 13 is new (SAR 36930).
- Package names were revised according to standards established in Package Mechanical Drawings (SAR 34774)

## 1.7 **Revision 9.0**

The following is a summary of the changes in revision 9.0 of this document

• In Table 20, page 23, the limits in VI were changed from -0.5 to VCCI + 0.5 to -0.5 to VCCA + 0.5 In Table 22, page 25,  $V_{OH}$  was changed from 3.7 to 2.4 for the min in industrial and military.  $V_{IH}$  had  $V_{CCI}$  and that was changed to VCCA

#### 1.8 **Revision 6.0**

The following is a summary of the changes in revision 6.0 of this document.

- The Ease of Integration, page 1 was updated
- The Temperature Grade Offerings, page 5 is new
- The Speed Grade Offerings, page 5 is new
- The General Description, page 6 was updated
- The MultiPlex I/O Modules, page 11 was updated
- · The User Security, page 12 was updated
- Table 6, page 13 was updated
- The Power Dissipation, page 14 was updated.
- The Static Power Component, page 14 was updated
- The Equivalent Capacitance, page 15 was updated
- · Figure 13, page 17 was updated
- Table 10, page 18 was updated.
- Figure 14, page 18 was updated.
- Table 11, page 19 was updated.



## 2 40MX and 42MX FPGA Families

#### 2.1 Features

The following sections list out various features of the 40MX and 42MX FPGA family devices.

## 2.1.1 High Capacity

- Single-Chip ASIC Alternative
- 3,000 to 54,000 System Gates
- Up to 2.5 kbits Configurable Dual-Port SRAM
- · Fast Wide-Decode Circuitry
- Up to 202 User-Programmable I/O Pins

## 2.1.2 High Performance

- 5.6 ns Clock-to-Out
- 250 MHz Performance
- 5 ns Dual-Port SRAM Access
- 100 MHz FIFOs
- 7.5 ns 35-Bit Address Decode

#### 2.1.3 HiRel Features

- Commercial, Industrial, Automotive, and Military Temperature Plastic Packages
- Commercial, Military Temperature, and MIL-STD-883 Ceramic Packages
- QML Certification
- Ceramic Devices Available to DSCC SMD

## 2.1.4 Ease of Integration

- Mixed-Voltage Operation (5.0 V or 3.3 V for core and I/Os), with PCI-Compliant I/Os
- Up to 100% Resource Utilization and 100% Pin Locking
- · Deterministic, User-Controllable Timing
- · Unique In-System Diagnostic and Verification Capability with Silicon Explorer II
- Low Power Consumption
- IEEE Standard 1149.1 (JTAG) Boundary Scan Testing

## 2.2 Product Profile

The following table gives the features of the products.

Table 1 · Product profile

Device	A40MX02	A40MX04	A42MX09	A42MX16	A42MX24	A42MX36
Capacity						
System Gates	3,000	6,000	14,000	24,000	36,000	54,000
SRAM Bits	_	_	_	_	_	2,560
Logic Modules						
Sequential	_	_	348	624	954	1,230
Combinatorial	295	547	336	608	912	1,184
Decode	_	_	_	_	24	24
Clock-to-Out	9.5 ns	9.5 ns	5.6 ns	6.1 ns	6.1 ns	6.3 ns
SRAM Modules						
(64x4 or 32x8)	_	_	_	_	_	10
Dedicated Flip-Flops	_	_	348	624	954	1,230



Table 1 • Product profile


Device	A40MX02	A40MX04	A42MX09	A42MX16	A42MX24	A42MX36
Maximum Flip-Flops	147	273	516	928	1,410	1,822
Clocks	1	1	2	2	2	6
User I/O (maximum)	57	69	104	140	176	202
PCI	_	_	_	_	Yes	Yes
Boundary Scan Test (BST)	-	-	_	-	Yes	Yes
Packages (by pin count)						
PLCC	44, 68	44, 68, 84	84	84	84	_
PQFP	100	100	100, 144, 160	100, 160, 208	160, 208	208, 240
VQFP	80	80	100	100	_	_
TQFP	_	_	176	176	176	_
CQFP	_	_	_	172	_	208, 256
PBGA	_	_	_	_	_	272
CPGA	_	_	132	_	_	_



## 2.3 Ordering Information

The following figure shows ordering information. All the following tables show plastic and ceramic device resources, temperature and speed grade offerings.

Figure 1 • Ordering Information





## 2.4 Plastic Device Resources

Table 2 • Plastic Device Resources

	User I/Os											
Device		PLCC 68-Pin		PQFP 100-Pin	PQFP 144- Pin	PQFP 160-Pin	PQFP 208- Pin	PQFP 240-Pin	VQFP 80-Pin	VQFP 100- Pin	TQFP 176- Pin	PBGA 272- Pin
A40MX02	34	57	_	57	_	_	_	_	57	_	_	_
A40MX04	34	57	69	69	_	_	_	_	69	_	_	_
A42MX09	_	-	72	83	95	101	_	_	_	83	104	_
A42MX16	_	_	72	83	_	125	140	_	_	83	140	_
A42MX24	_	-	72	_	_	125	176	_	_	_	150	_
A42MX36	_	_	_	_	_	_	176	202	_	_	_	202

Note: Package Definitions: PLCC = Plastic Leaded Chip Carrier, PQFP = Plastic Quad Flat Pack, TQFP = Thin Quad Flat Pack, VQFP = Very Thin Quad Flat Pack, PBGA = Plastic Ball Grid Array

## 2.5 Ceramic Device Resources

Table 3 · Ceramic Device Resources

	User I/Os			
Device	CPGA 132-Pin	CQFP 172-Pin	CQFP 208-Pin	CQFP 256-Pin
A42MX09	95			
A42MX16		131		
A42MX36			176	202

Note: Package Definitions: CQFP = Ceramic Quad Flat Pack



## 2.6 Temperature Grade Offerings

Table 4 • Temperature Grade Offerings

Package	A40MX02	A40MX04	A42MX09	A42MX16	A42MX24	A42MX36
PLCC 44	C, I, M	C, I, M				
PLCC 68	C, I, A, M	C, I, M				
PLCC 84		C, I, A, M	C, I, A, M	C, I, M	C, I, M	
PQFP 100	C, I, A, M	C, I, A, M	C, I, A, M	C, I, M		
PQFP 144			С			
PQFP 160			C, I, A, M	C, I, M	C, I, A, M	
PQFP 208				C, I, A, M	C, I, A, M	C, I, A, M
PQFP 240						C, I, A, M
VQFP 80	C, I, A, M	C, I, A, M				
VQFP 100			C, I, A, M	C, I, A, M		
TQFP 176			C, I, A, M	C, I, A, M	C, I, A, M	
PBGA 272						C, I, M
CQFP 172				C, M, B		
CQFP 208						C, M, B
CQFP 256						C, M, B
CPGA 132			C, M, B			

**Note:** C = Commercial

I = Industrial A = Automotive

M = Military

B = MIL-STD-883 Class B

## 2.7 Speed Grade Offerings

Table 5 · Speed Grade Offerings

	– F	Std	-1	-2	<b>–3</b>	_
С	Р	Р	Р	Р	Р	
I		Р	Р	Р	Р	
A		Р				
M		Р	Р			
В		Р	Р			

**Note:** See the 40MX and 42MX Automotive Family FPGAs datasheet for details on automotive-grade MX offerings.

Contact your local Microsemi Sales representative for device availability.



## 3 40MX and 42MX FPGAs

## 3.1 General Description

Microsemi's 40MX and 42MX families offer a cost-effective design solution at 5V. The MX devices are single-chip solutions and provide high performance while shortening the system design and development cycle. MX devices can integrate and consolidate logic implemented in multiple PALs, CPLDs, and FPGAs. Example applications include high-speed controllers and address decoding, peripheral bus interfaces, DSP, and co-processor functions.

The MX device architecture is based on Microsemi's patented antifuse technology implemented in a 0.45µm triple-metal CMOS process. With capacities ranging from 3,000 to 54,000 system gates, the MX devices provide performance up to 250 MHz, are live on power-up and have one-fifth the standby power consumption of comparable FPGAs. MX FPGAs provide up to 202 user I/Os and are available in a wide variety of packages and speed grades.

A42MX24 and A42MX36 devices also feature multiPlex I/Os, which support mixed-voltage systems, enable programmable PCI, deliver high-performance operation at both 5.0V and 3.3V, and provide a low-power mode. The devices are fully compliant with the PCI local bus specification (version 2.1). They deliver 200 MHz on-chip operation and 6.1 ns clock-to-output performance.

The 42MX24 and 42MX36 devices include system-level features such as IEEE Standard 1149.1 (JTAG) Boundary Scan Testing and fast wide-decode modules. In addition, the A42MX36 device offers dual-port SRAM for implementing fast FIFOs, LIFOs, and temporary data storage. The storage elements can efficiently address applications requiring wide data path manipulation and can perform transformation functions such as those required for telecommunications, networking, and DSP.

All MX devices are fully tested over automotive and military temperature ranges. In addition, the largest member of the family, the A42MX36, is available in both CQ208 and CQ256 ceramic packages screened to MIL-STD-883 levels. For easy prototyping and conversion from plastic to ceramic, the CQ208 and PQ208 devices are pin-compatible.

## 3.2 MX Architectural Overview

The MX devices are composed of fine-grained building blocks that enable fast, efficient logic designs. All devices within these families are composed of logic modules, I/O modules, routing resources and clock networks, which are the building blocks for fast logic designs. In addition, the A42MX36 device contains embedded dual-port SRAM modules, which are optimized for high-speed data path functions such as FIFOs, LIFOs and scratch pad memory. A42MX24 and A42MX36 also contain wide-decode modules.


## 3.2.1 Logic Modules

The 40MX logic module is an eight-input, one-output logic circuit designed to implement a wide range of logic functions with efficient use of interconnect routing resources.(see the following figure).

The logic module can implement the four basic logic functions (NAND, AND, OR and NOR) in gates of two, three, or four inputs. The logic module can also implement a variety of D-latches, exclusivity functions, AND-ORs and OR-ANDs. No dedicated hard-wired latches or flip-flops are required in the array; latches and flip-flops can be constructed from logic modules whenever required in the application.



Figure 2 • 42MX C-Module Implementation



The 42MX devices contain three types of logic modules: combinatorial (C-modules), sequential (S-modules) and decode (D-modules). The following figure illustrates the combinatorial logic module. The S-module, shown in Figure 4, page 8, implements the same combinatorial logic function as the C-module while adding a sequential element. The sequential element can be configured as either a D-flip-flop or a transparent latch. The S-module register can be bypassed so that it implements purely combinatorial logic.

Figure 3 • 42MX C-Module Implementation









Figure 4 • 42MX S-Module Implementation




Up to 7-Input Function Plus D-Type Flip-Flop with Clear



Up to 7-Input Function Plus Latch



Up to 4-Input Function Plus Latch with Clear



Up to 8-Input Function (Same as C-Module)

A42MX24 and A42MX36 devices contain D-modules, which are arranged around the periphery of the device. D-modules contain wide-decode circuitry, providing a fast, wide-input AND function similar to that found in CPLD architectures (Figure 5, page 9). The D-module allows A42MX24 and A42MX36 devices to perform wide-decode functions at speeds comparable to CPLDs and PALs. The output of the D-module has a programmable inverter for active HIGH or LOW assertion. The D-module output is hardwired to an output pin, and can also be fed back into the array to be incorporated into other logic.

#### 3.2.2 **Dual-Port SRAM Modules**

The A42MX36 device contains dual-port SRAM modules that have been optimized for synchronous or asynchronous applications. The SRAM modules are arranged in 256-bit blocks that can be configured as 32x8 or 64x4. SRAM modules can be cascaded together to form memory spaces of user-definable width and depth. A block diagram of the A42MX36 dual-port SRAM block is shown in Figure 6, page 9.

The A42MX36 SRAM modules are true dual-port structures containing independent read and write ports. Each SRAM module contains six bits of read and write addressing (RDAD[5:0] and WRAD[5:0], respectively) for 64x4-bit blocks. When configured in byte mode, the highest order address bits (RDAD5 and WRAD5) are not used. The read and write ports of the SRAM block contain independent clocks (RCLK and WCLK) with programmable polarities offering active HIGH or LOW implementation. The SRAM block contains eight data inputs (WD[7:0]), and eight outputs (RD[7:0]), which are connected to segmented vertical routing tracks.

The A42MX36 dual-port SRAM blocks provide an optimal solution for high-speed buffered applications requiring FIFO and LIFO queues. The ACTgen Macro Builder within Microsemi's designer software provides capability to quickly design memory functions with the SRAM blocks. Unused SRAM blocks can be used to implement registers for other user logic within the design.



Figure 5 • A42MX24 and A42MX36 D-Module Implementation





Figure 6 • A42MX36 Dual-Port SRAM Block



## 3.2.3 Routing Structure

The MX architecture uses vertical and horizontal routing tracks to interconnect the various logic and I/O modules. These routing tracks are metal interconnects that may be continuous or split into segments. Varying segment lengths allow the interconnect of over 90% of design tracks to occur with only two antifuse connections. Segments can be joined together at the ends using antifuses to increase their lengths up to the full length of the track. All interconnects can be accomplished with a maximum of four antifuses.

#### 3.2.3.1 Horizontal Routing

Horizontal routing tracks span the whole row length or are divided into multiple segments and are located in between the rows of modules. Any segment that spans more than one-third of the row length is considered a long horizontal segment. A typical channel is shown in Figure 7, page 10. Within horizontal routing, dedicated routing tracks are used for global clock networks and for power and ground tie-off tracks. Non-dedicated tracks are used for signal nets.

#### 3.2.3.2 Vertical Routing

Another set of routing tracks run vertically through the module. There are three types of vertical tracks: input, output, and long. Long tracks span the column length of the module, and can be divided into multiple segments. Each segment in an input track is dedicated to the input of a particular module; each segment in an output track is dedicated to the output of a particular module. Long segments are uncommitted and can be assigned during routing.


Each output segment spans four channels (two above and two below), except near the top and bottom of the array, where edge effects occur. Long vertical tracks contain either one or two segments. An example of vertical routing tracks and segments is shown in Figure 7, page 10.



#### 3.2.3.3 Antifuse Structures

An antifuse is a "normally open" structure. The use of antifuses to implement a programmable logic device results in highly testable structures as well as efficient programming algorithms. There are no pre-existing connections; temporary connections can be made using pass transistors. These temporary connections can isolate individual antifuses to be programmed and individual circuit structures to be tested, which can be done before and after programming. For instance, all metal tracks can be tested for continuity and shorts between adjacent tracks, and the functionality of all logic modules can be verified.

Figure 7 • MX Routing Structure



#### 3.2.4 Clock Networks

The 40MX devices have one global clock distribution network (CLK). A signal can be put on the CLK network by being routed through the CLKBUF buffer.

In 42MX devices, there are two low-skew, high-fanout clock distribution networks, referred to as CLKA and CLKB. Each network has a clock module (CLKMOD) that can select the source of the clock signal from any of the following (Figure 8, page 11):

- Externally from the CLKA pad, using CLKBUF buffer
- · Externally from the CLKB pad, using CLKBUF buffer
- Internally from the CLKINTA input, using CLKINT buffer
- Internally from the CLKINTB input, using CLKINT buffer

The clock modules are located in the top row of I/O modules. Clock drivers and a dedicated horizontal clock track are located in each horizontal routing channel.

Clock input pads in both 40MX and 42MX devices can also be used as normal I/Os, bypassing the clock networks.

The A42MX36 device has four additional register control resources, called quadrant clock networks (Figure 9, page 11). Each quadrant clock provides a local, high-fanout resource to the contiguous logic modules within its quadrant of the device. Quadrant clock signals can originate from specific I/O pins or from the internal array and can be used as a secondary register clock, register clear, or output enable.



Figure 8 · Clock Networks of 42MX Devices





Figure 9 • Quadrant Clock Network of A42MX36 Devices



Note: \*QCLK1IN, QCLK2IN, QCLK3IN, and QCLK4IN are internally-generated signals.

#### 3.2.5 MultiPlex I/O Modules

42MX devices feature Multiplex I/Os and support 5.0 V, 3.3 V, and mixed 3.3 V/5.0 V operations.

The MultiPlex I/O modules provide the interface between the device pins and the logic array. Figure 10, page 12 is a block diagram of the 42MX I/O module. A variety of user functions, determined by a library macro selection, can be implemented in the module. (See the *Antifuse Macro Library Guide* for more information.) All 42MX I/O modules contain tristate buffers, with input and output latches that can be configured for input, output, or bidirectional operation.

All 42MX devices contain flexible I/O structures, where each output pin has a dedicated output-enable control (Figure 10, page 12). The I/O module can be used to latch input or output data, or both, providing fast set-up time. In addition, the Designer software tools can build a D-type flip-flop using a C-module combined with an I/O module to register input and output signals. See the *Antifuse Macro Library Guide* for more details.


A42MX24 and A42MX36 devices also offer selectable PCI output drives, enabling 100% compliance with version 2.1 of the PCI specification. For low-power systems, all inputs and outputs are turned off to reduce current consumption to below 500  $\mu$ A.

To achieve 5.0 V or 3.3 V PCI-compliant output drives on A42MX24 and A42MX36 devices, a chip-wide PCI fuse is programmed via the Device Selection Wizard in the Designer software (Figure 11, page 12). When the PCI fuse is not programmed, the output drive is standard.




Designer software development tools provide a design library of I/O macro functions that can implement all I/O configurations supported by the MX FPGAs.

Figure 10 · 42MX I/O Module



Note: \*Can be configured as a Latch or D Flip-Flop (Using C-Module)

Figure 11 • PCI Output Structure of A42MX24 and A42MX36 Devices



## 3.3 Other Architectural Features

The following sections cover other architectural features of 40MX and 42MX FPGAs.

#### 3.3.1 Performance

MX devices can operate with internal clock frequencies of 250 MHz, enabling fast execution of complex logic functions. MX devices are live on power-up and do not require auxiliary configuration devices and thus are an optimal platform to integrate the functionality contained in multiple programmable logic devices. In addition, designs that previously would have required a gate array to meet performance can be integrated into an MX device with improvements in cost and time-to-market. Using timing-driven place-and-route (TDPR) tools, designers can achieve highly deterministic device performance.

## 3.3.2 User Security

Microsemi FuseLock provides robust security against design theft. Special security fuses are hidden in the fabric of the device and protect against unauthorized users attempting to access the programming and/or probe interfaces. It is virtually impossible to identify or bypass these fuses without damaging the device, making Microsemi antifuse FPGAs protected with the highest level of security available from both invasive and noninvasive attacks.

Special security fuses in 40MX devices include the Probe Fuse and Program Fuse. The former disables the probing circuitry while the latter prohibits further programming of all fuses, including the Probe Fuse. In 42MX devices, there is the Security Fuse which, when programmed, both disables the probing circuitry and prohibits further programming of the device.

## 3.3.3 Programming

Device programming is supported through the Silicon Sculptor series of programmers. Silicon Sculptor is a compact, robust, single-site and multi-site device programmer for the PC. With standalone software, Silicon Sculptor is designed to allow concurrent programming of multiple units from the same PC.



Silicon Sculptor programs devices independently to achieve the fastest programming times possible. After being programmed, each fuse is verified to insure that it has been programmed correctly. Furthermore, at the end of programming, there are integrity tests that are run to ensure no extra fuses have been programmed. Not only does it test fuses (both programmed and non-programmed), Silicon Sculptor also allows self-test to verify its own hardware extensively.

The procedure for programming an MX device using Silicon Sculptor is as follows:

- 1. Load the \*.AFM file
- 2. Select the device to be programmed
- 3. Begin programming

When the design is ready to go to production, Microsemi offers device volume-programming services either through distribution partners or via In-House Programming from the factory.

For more details on programming MX devices, see the *AC225: Programming Antifuse Devices* application note and the *Silicon Sculptor 3 Programmers User Guide*.

## 3.3.4 Power Supply

MX devices are designed to operate in both 5.0V and 3.3V environments. In particular, 42MX devices can operate in mixed 5.0 V/3.3 V systems. The following table describes the voltage support of MX devices.

Table 6 · Voltage Support of MX Devices

Device	VCC	VCCA	VCCI	Maximum Input Tolerance	Nominal Output Voltage
40MX	5.0 V	_	_	5.5 V	5.0 V
	3.3 V	_	-	3.6 V	3.3 V
42MX	-	5.0 V	5.0 V	5.5 V	5.0 V
	_	3.3 V	3.3 V	3.6 V	3.3 V
	_	5.0 V	3.3 V	5.5 V	3.3 V

For A42MX24 and A42MX36 devices the VCCA supply has to be monotonic during power up in order for the POR to issue reset to the JTAG state machine correctly. For more information, see the *AC291: 42MX Family Devices Power-Up Behavior*.

## 3.3.5 Power-Up/Down in Mixed-Voltage Mode

When powering up 42MX in mixed voltage mode (VCCA = 5.0 V and VCCI = 3.3 V), VCCA must be greater than or equal to VCCI throughout the power-up sequence. If VCCI exceeds VCCA during power-up, one of two things will happen:

- The input protection diode on the I/Os will be forward biased
- The I/Os will be at logical High

In either case, ICC rises to high levels. For power-down, any sequence with VCCA and VCCI can be implemented.

#### 3.3.6 Transient Current

Due to the simultaneous random logic switching activity during power-up, a transient current may appear on the core supply (VCC). Customers must use a regulator for the VCC supply that can source a minimum of 100 mA for transient current during power-up. Failure to provide enough power can prevent the system from powering up properly and result in functional failure. However, there are no reliability concerns, since transient current is distributed across the die instead of confined to a localized spot.

Since the transient current is not due to I/O switching, its value and duration are independent of the VCCI.



#### 3.3.7 Low Power Mode

42MX devices have been designed with a Low Power Mode. This feature, activated with setting the special LP pin to HIGH for a period longer than 800 ns, is particularly useful for battery-operated systems where battery life is a primary concern. In this mode, the core of the device is turned off and the device consumes minimal power with low standby current. In addition, all input buffers are turned off, and all outputs and bidirectional buffers are tristated. Since the core of the device is turned off, the states of the registers are lost. The device must be re-initialized when exiting Low Power Mode. I/Os can be driven during LP mode, and clock pins should be driven HIGH or LOW and should not float to avoid drawing current. To exit LP mode, the LP pin must be pulled LOW for over 200 μs to allow for charge pumps to power up, and device initialization will begin.

## 3.4 Power Dissipation

The general power consumption of MX devices is made up of static and dynamic power and can be expressed with the following equation.

## 3.4.1 General Power Equation

P = [ICCstandby + ICCactive]\*VCCI + IOL\*VOL\*N + IOH\*(VCCI - VOH)\*M

EQ<sub>1</sub>

#### where:

- ICCstandby is the current flowing when no inputs or outputs are changing.
- ICCactive is the current flowing due to CMOS switching.
- IOL, IOH are TTL sink/source currents.
- VOL, VOH are TTL level output voltages.
- N equals the number of outputs driving TTL loads to VOL.
- M equals the number of outputs driving TTL loads to VOH.

Accurate values for N and M are difficult to determine because they depend on the family type, on design details, and on the system I/O. The power can be divided into two components: static and active.

## 3.4.2 Static Power Component

The static power due to standby current is typically a small component of the overall power consumption. Standby power is calculated for commercial, worst-case conditions. The static power dissipation by TTL loads depends on the number of outputs driving, and on the DC load current. For instance, a 32-bit bus sinking 4mA at 0.33V will generate 42mW with all outputs driving LOW, and 140mW with all outputs driving HIGH. The actual dissipation will average somewhere in between, as I/Os switch states with time.

## 3.4.3 Active Power Component

Power dissipation in CMOS devices is usually dominated by the dynamic power dissipation. Dynamic power consumption is frequency-dependent and is a function of the logic and the external I/O. Active power dissipation results from charging internal chip capacitances of the interconnect, unprogrammed antifuses, module inputs, and module outputs, plus external capacitances due to PC board traces and load device inputs. An additional component of the active power dissipation is the totem pole current in the CMOS transistor pairs. The net effect can be associated with an equivalent capacitance that can be combined with frequency and voltage to represent active power dissipation.

The power dissipated by a CMOS circuit can be expressed by the equation:

Power(
$$\mu$$
W) =  $C_{EO}^*$  VCCA2\* F(1)

EQ 2

#### where:

C<sub>EQ</sub> = Equivalent capacitance expressed in picofarads (pF)



- VCCA = Power supply in volts (V)
- F = Switching frequency in megahertz (MHz)

## 3.4.4 Equivalent Capacitance

Equivalent capacitance is calculated by measuring ICCactive at a specified frequency and voltage for each circuit component of interest. Measurements have been made over a range of frequencies at a fixed value of VCC. Equivalent capacitance is frequency-independent, so the results can be used over a wide range of operating conditions. Equivalent capacitance values are shown below.

## 3.4.5 C<sub>FO</sub> Values for Microsemi MX FPGAs

Modules (C<sub>EOM</sub>)3.5

Input Buffers (CFOI)6.9

Output Buffers (C<sub>EQO</sub>)18.2

Routed Array Clock Buffer Loads (C<sub>EQCR</sub>)1.4

To calculate the active power dissipated from the complete design, the switching frequency of each part of the logic must be known. The equation below shows a piece-wise linear summation over all components.

$$\begin{aligned} & \text{Power} = \text{VCCA}^2 * [(\text{m} \times \text{C}_{\text{EQM}} * \text{f}_{\text{m}})_{\text{modules}} + (\text{n} * \text{C}_{\text{EQI}} * \text{f}_{\text{n}})_{\text{inputs}} + & (\text{p} * (\text{C}_{\text{EQO}} + \text{C}_{\text{L}}) * \text{f}_{\text{p}})_{\text{outputs}} + \\ & 0.5 * (\text{q}_1 * \text{C}_{\text{EQCR}} * \text{f}_{\text{q}1})_{\text{routed}} & (\text{clk}_1 + (\text{r}_{1*} \text{f}_{\text{q}1})_{\text{routed}} & (\text{clk}_1 + (\text{r}_{2*} \text{f}_{\text{q}2})_{\text{routed}} & (\text{clk}_2 + (\text{r}_{2*} \text{f}_{\text{q}2})_{\text{rout$$

EQ3

#### where:

m = Number of logic modules switching at frequency f<sub>m</sub>

n = Number of input buffers switching at frequency f<sub>n</sub>

p = Number of output buffers switching at frequency fp

 $q_1$  = Number of clock loads on the first routed array clock

q<sub>2</sub> = Number of clock loads on the second routed array clock

r<sub>1</sub> = Fixed capacitance due to first routed array clock

r<sub>2</sub> = Fixed capacitance due to second routed array clock

C<sub>EQM</sub> = Equivalent capacitance of logic modules in pF

C<sub>EOI</sub> = Equivalent capacitance of input buffers in pF

C<sub>EOO</sub> = Equivalent capacitance of output buffers in pF

C<sub>EQCR</sub> = Equivalent capacitance of routed array clock in pF

C<sub>L</sub> = Output load capacitance in pF

f<sub>m</sub> = Average logic module switching rate in MHz

 $f_n$  = Average input buffer switching rate in MHz

f<sub>p</sub> = Average output buffer switching rate in MHz

f<sub>q1</sub> = Average first routed array clock rate in MHz