Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!

Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email & Skype: info@chipsmall.com Web: www.chipsmall.com
Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

Adjustable Frequency Buck or Buck-Boost Pre-Regulator with a Synchronous Buck, 3 Internal LDOs, Watchdog Timer, NPOR, and FF0/FF1

FEATURES AND BENEFITS

- Automotive AEC-Q100 qualified
- 2.8 to 36 V_{IN} operating range, 40 V_{IN} maximum
- Buck or buck-boost pre-regulator (VREG)
- Adjustable PWM switching frequency: 250 kHz to 2.4 MHz
- PWM frequency can be synchronized to external clock
- Adjustable synchronous buck regulator (1.25 V_{NOM})
- 3.3V (3V3) and 5V (V5) internal LDO regulators with foldback short-circuit protections
- 5V (V5P) internal tracking LDO regulator with foldback short-circuit and short-to-battery protections
- TRACK sets either 3V3 or V5 as the reference for V5P
- Power-on reset (NPOR) with fixed delay of 15 ms
- Programmable watchdog timer with activation delay
- Active-low watchdog timer enable pin (WD_{ENn})
- Dual bandgaps for increased reliability: BG_{VREF}, BG_{FAULT}
- MODE pin sets the NPOR undervoltage threshold for V5 and V5P
- Fixed POK5V undervoltage threshold for V5 and V5P
- Logic enable input (ENB) for microprocessor control
- Two ignition enable inputs (ENBAT1 and ENBAT2)

Continued on next page...

APPLICATIONS

- □ Electronic Power Steering (EPS)
- □ Transmission Control Units (TCU)
- □ Advanced Braking Systems (ABS)
- □ Emissions Control Modules
- □ Other automotive applications

PACKAGE: 38-Pin eTSSOP (suffix LV)



Not to scale

DESCRIPTION

The A4408 is power management IC that uses a buck or buck-boost pre-regulator to efficiently convert automotive battery voltages into a tightly regulated intermediate voltage, complete with control, diagnostics, and protections. The output of the pre-regulator supplies a 5 V / 115 mA_{MAX} tracking/protected LDO, a 3.3 V / 165 mA_{MAX} LDO, a 5 V / 325 mA_{MAX} LDO, and an adjustable output synchronous buck regulator (1.25 V_{TYP} / 700 mA_{DC}). Designed to supply CAN or microprocessor power supplies in high-temperature environments, the A4408 is ideal for underhood applications.

Enable inputs to the A4408 include a logic-level (ENB) and two high-voltage (ENBAT1 and ENBAT2) inputs. The A4408 provides flexibility by including a TRACK pin to set the reference of the tracking regulator to either the 5 V or the 3.3 V output, so the A4408 can be adapted across multiple platforms with different sensors and supply rails. The MODE pin selects the NPOR undervoltage threshold for the V5 and V5P outputs.

Diagnostic outputs from the A4408 include a power-on-reset output (NPOR). POK5V indicates the status of the 5 V and 5 V protected LDOs. Fault Flag 0 (FF0) and Fault Flag 1 (FF1) retain the last fault to reset the microcontroller. Dual bandgaps, one for regulation and one for fault checking, improve long-term reliability of the A4408.

The A4408 contains a watchdog timer that can be programmed to accept a wide range of clock frequencies (WD_{ADJ}). The watchdog timer has a fixed activation delay to accommodate processor startup. The watchdog timer has an enable/disable pin (active low, WD_{ENn}) to facilitate initial factory programming or field reflash programming.

Protection features include under- and overvoltage lockout on all four CPU supply rails. In case of a shorted output, all linear regulators feature foldback overcurrent protection. In addition,

Continued on next page...



Figure 1: A4408 Simplified Block Diagram

FEATURES AND BENEFITS (continued)

- FF0, FF1 Fault Flags—last microcontroller RESET indicators
- Slew rate control pin helps reduce EMI/EMC
- Frequency dithering helps reduce EMI/EMC
- Overvoltage and undervoltage protection for all four CPU supply rails
- Pin-to-pin and pin-to-ground tolerant at every pin
- Thermal shutdown protection
- −40°C to 150°C junction temperature range

DESCRIPTION (continued)

the V5P output is protected from a short-to-battery event. Both switching regulators include pulse-by-pulse current limit, hiccup mode short-circuit protection, LX short-circuit protection, missing asynchronous diode protection (VREG), and thermal shutdown.

The A4408 is supplied in a low profile (1.2 mm maximum height) 38-lead eTSSOP package (suffix “LV”) with exposed thermal pad.

SELECTION GUIDE

Part Number	Package	Packing [1]	Lead Frame
A4408KLVTR-T	38-pin eTSSOP with thermal pad	4000 pieces per 7-inch reel	100% matte tin

[1] Contact Allegro for additional packing options.

SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS [2]

Characteristic	Symbol	Notes	Rating	Unit
VIN	V_{VIN}		−0.3 to 40	V
ENBAT1, ENBAT2	V_{ENBATx}	With current limiting resistor [3]	−13 to 40	V
			−0.3 to 8	V
	I_{ENBATx}		±75	mA
LX1, SLEW			−0.3 to V_{VIN} + 0.3	V
		t < 250 ns	−1.5	V
		t < 50 ns	V_{VIN} + 3 V	V
VCP, CP1, CP2			−0.3 to 50	V
V5P	V_{V5P}	Independent of V_{VIN}	−1 to 40	V
All other pins			−0.3 to 7	V
Junction Temperature	T_J		−40 to 150	°C
Storage Temperature Range	T_{stg}		−40 to 150	°C

[2] Stresses beyond those listed in this table may cause permanent damage to the device. The absolute maximum ratings are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the Electrical Characteristics table is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability

[3] The higher ENBAT1 and ENBAT2 ratings (–13 V and 40 V) are measured at node “A” in the following circuit configuration:



THERMAL CHARACTERISTICS: May require derating at maximum conditions; see application information

Characteristic	Symbol	Test Conditions [4]	Value	Unit
Junction to Pad Thermal Resistance	$R_{\theta JC}$	eTSSOP-38 (LV) Package	30	°C/W

[4] Additional thermal information available on the Allegro website.

Table of Contents



Figure 2: Functional Block Diagram/Typical Schematic

Buck-Boost Mode (f_{OSC} = 2 MHz)

[1] For optimal no-load operation.



Figure 3: Functional Block Diagram Modifications for Buck Only Mode, f_{OSC} = 2 MHz



Figure 4: Thermal Derating for Buck-Boost Operation Down to 3 V



Package LV, 38-Pin eTSSOP Pinout Diagram

Terminal List Table

Number	Name	Function
1	VCP	Charge pump reservoir capacitor
2, 3	VIN	Input voltage
4, 9	GND	Ground
5	MODE	Sets UV threshold for V5/V5P in NPOR logic. MODE pin does not affect POK5V threshold. GND/low–$NPOR_{UV}$ is set high at $V_{V5x(UV,L1)}$. Open/high–$NPOR_{UV}$ is set low at $V_{V5x(UV,L2)}$.
6	VCC	Internal voltage regulator bypass capacitor pin
7	SS1	Soft-start programming pin for buck-boost pre-regulator
8	COMP1	Error amplifier compensation network pin for buck-boost pre-regulator
10	TRACK	Tracking control: Open/High – V5P tracks 3V3, GND/Low – V5P tracks V5
11	NPOR	Active-low, open-drain regulator fault detection output
12	POK5V	Power OK output indicating when either V5 or V5P rail is undervoltage (UV). $POK5V_{UV}$ threshold is always at $V_{V5x(POK,L)}$.
13, 14	FF0, FF1	Open-drain, latched Fault Flag (FFx) outputs indicate last type of fault to reset microcontroller. FF0 and FF1 bits are only valid if NPOR has first transitioned high. FF0 and FF1 latches are reset when all A4408 enable inputs are low and soft-start voltages have decayed below reset thresholds. See Table 2 for more details.
15	FSET/ SYNC	Frequency setting and synchronization input
16	ENBAT1	Ignition enable input from key/switch via 1 kΩ of resistance
17	ENBAT2	Ignition enable input from key/switch via 1 kΩ of resistance
18	ENB	Logic enable input from microcontroller
19	3V3	3.3 V regulator output
20	WDIN	Watchdog refresh input (rising edge triggered) from microcontroller or DSP
21	WDADJ	Watchdog wait/delay time is programmed by connecting R_{ADJ} from this pin to ground
22	WDENn	Watchdog enable pin: Open/Low – WD is enabled, High – WD is disabled
23	V5P	5 V tracking/protected regulator output
24	SS2	Soft-start programming pin for adjustable synchronous buck regulator
25	1V25/ FBadj	Feedback pin for 1.25 V (or adjustable) synchronous buck regulator
26	COMP2	Error amplifier compensation network pin for 1.25 V synchronous regulator
27, 28	PGND	Power ground for adjustable synchronous regulator and its gate driver
29, 30	LX2	Switching node for adjustable synchronous buck regulator
31	V5	5 V regulator output
32	VREG	Output of buck-boost and input for LDOs and adjustable synchronous buck regulator
33	LG	Boost gate drive output for buck-boost pre-regulator
34	SLEW	Slew rate adjustment for rise time of LX1
35, 36	LX1	Switching node for buck-boost pre-regulator
37, 38	CP1, CP2	Charge pump capacitor connections
–	PAD	Exposed thermal pad

ELECTRICAL CHARACTERISTICS – BUCK AND BUCK-BOOST PRE-REGULATOR [1]:

Valid at 3.6 V [2] < V_{VIN} < 36 V, –40°C < T_A = T_J < 150°C, unless otherwise specified.

Characteristic	Symbol	Test Conditions	Min.	Typ.	Max.	Unit
GENERAL SPECIFICATIONS						
Operating Input Voltage	V_{VIN}	After V_{VIN} > $V_{VIN(START)}$, and V_{ENB} > 2 V or V_{ENBATx} > 3.5 V, Buck-Boost Mode	2.8	13.5	36	V
		After V_{VIN} > $V_{VIN(START)}$, and V_{ENB} > 2 V or V_{ENBATx} > 3.5 V, Buck Mode	5.7	13.5	36	V
VIN UVLO START Voltage	$V_{VIN(START)}$	V_{VIN} rising	5.1	5.4	5.7	V
VIN UVLO STOP Voltage	$V_{VIN(STOP)}$	V_{VIN} falling	2.53	2.64	2.78	V
VIN UVLO Hysteresis	$V_{VIN(HYS)}$	$V_{VIN(START)}$ – $V_{VIN(STOP)}$	–	2.7	–	V
Supply Quiescent Current [1]	I_Q	V_{VIN} = 13.5 V, V_{ENBATx} ≥ 3.6 V or V_{ENB} ≥ 2 V, V_{VREG} = 5.6 V (no PWM)	–	13	–	mA
	$I_{Q(SLEEP)}$	V_{VIN} = 13.5 V, V_{ENBATx} ≤ 2.2 V and V_{ENB} ≤ 0.8 V	–	–	10	µA
PWM SWITCHING FREQUENCY AND DITHERING						
Oscillator Frequency	f_{OSC}	R_{FSET} = 8.66 kΩ	1.8	2.0	2.2	MHz
		R_{FSET} = 19.1 kΩ [3]	–	1.0	–	MHz
		R_{FSET} = 52.3 kΩ [3]	343	400	457	kHz
PWM Switching Frequency Foldback Thresholds	f_{SW}	V_{VREG} > 2.7 V, V_{VIN} rising, f_{OSC} → f_{OSC}/2	18.7	19.5	20.3	V
		V_{REG} > 2.7 V, V_{VIN} falling, f_{OSC}/2 → f_{OSC}	–	18.5	–	V
		V_{REG} > 2.7 V, V_{VIN} rising, f_{OSC}/2 → f_{OSC}	–	7.5	–	V
		V_{REG} > 2.7 V, V_{VIN} falling, f_{OSC} → f_{OSC}/2	6.7	7.0	7.4	V
Frequency Dithering	Δf_{OSC}	As a percent of f_{OSC}	–	±12	–	%
Dither/Slew Start Threshold	$V_{IN(DS,ON)}$		8.5	9.0	9.5	V
Dither/Slew Stop Threshold	$V_{IN(DS,OFF)}$		7.8	8.3	8.8	V
VIN Dithering/Slew Hysteresis	$V_{IN(DS,HYS)}$		–	700	–	mV
CHARGE PUMP (VCP)						
Output Voltage	V_{VCP}	V_{VCP} – V_{VIN}, V_{VIN} = 13.5 V, V_{VREG} = 5.5 V, I_{VCP} = 6.5 mA, V_{COMP1} = V_{COMP2} = 0 V, V_{ENB} = 3.3 V	4.1	6.6	–	V
		V_{VCP} – V_{VIN}, V_{VIN} = 6.5 V, V_{VREG} = 5.5 V, I_{VCP} = 6.5 mA, V_{COMP1} = V_{COMP2} = 0 V, V_{ENB} = 3.3 V	3.6	4.4	–	V
Switching Frequency	$f_{SW(CP)}$		–	65	–	kHz
VCC PIN VOLTAGE						
Output Voltage	V_{VCC}	V_{VREG} = 5.35 V	–	4.65	–	V
THERMAL PROTECTION						
Thermal Shutdown Threshold [3]	T_{TSD}	T_J rising	155	170	185	°C
Thermal Shutdown Hysteresis [3]	T_{HYS}		–	20	–	°C

[1] For input and output current specifications, negative current is defined as coming out of the node or pin (sourcing), positive current is defined as going into the node or pin (sinking).
[2] The lowest operating voltage is only valid if the conditions V_{VIN} > $V_{VIN(START)}$ and V_{VCP} – V_{VIN} > $V_{CP(UV,H)}$ and V_{VREG} > $V_{VREG(UV,H)}$ are satisfied before V_{VIN} is reduced.
[3] Ensured by design and characterization, not production tested.

Continued on next page...

ELECTRICAL CHARACTERISTICS – BUCK AND BUCK-BOOST PRE-REGULATOR (continued) [1]:

Valid at 3.6 V [2] < V_{VIN} < 36 V, –40°C < T_A = T_J < 150°C, unless otherwise specified.

Characteristic	Symbol	Test Conditions	Min.	Typ.	Max.	Unit
OUTPUT VOLTAGE SPECIFICATIONS						
Buck Output Voltage – Regulating	V_{VREG}	V_{VIN} = 13.5 V, ENB = 1, 0.1 A < I_{VREG} < 1.25 A	5.25	5.35	5.45	V
PULSE-WIDTH MODULATION (PWM)						
PWM Ramp Offset	$V_{PWM1OFFS}$	V_{COMP1} for 0% duty cycle	–	400	–	mV
LX1 Rising Slew Rate Control [3]	$LX1_{RISE}$	V_{VIN} = 13.5 V, 10% to 90%, I_{VREG} = 1 A, R_{SLEW} = 22.1 kΩ	–	0.9	–	V/ns
		V_{VIN} = 13.5 V, 10% to 90%, I_{VREG} = 1 A, R_{SLEW} = 150 kΩ	–	0.3	–	V/ns
LX1 Falling Slew Rate [3]	$LX1_{FALL}$	V_{VIN} = 13.5 V, 90% to 10%, I_{VREG} = 1 A	–	1.5	–	V/ns
Buck Minimum On-Time	$t_{ON(MIN,BUCK)}$		–	85	160	ns
Buck Maximum Duty Cycle	$D_{MAX(BUCK)}$		–	100	–	%
Boost Duty Cycle (LG Pin)	$D_{MIN(BST)}$ [3]	After V_{VIN} > $V_{VIN(START)}$, V_{VIN} = 6.5 V	–	20	–	%
	$D_{MAX(BST)}$	After V_{VIN} > $V_{VIN(START)}$, V_{VIN} = 3.5 V	53	61	66	%
COMP1 to LX1 Current Gain	gm_{POWER1}		–	4.5	–	A/V
Slope Compensation [3]	S_{E1}	f_{OSC} = 2 MHz	1.04	1.48	1.92	A/µs
		f_{OSC} = 400 kHz	0.22	0.33	0.44	A/µs
INTERNAL MOSFET						
MOSFET On-Resistance	R_{DSon}	V_{VIN} = 13.5 V, T_J = –40°C [3], I_{DS} = 0.1 A	–	50	65	mΩ
		V_{VIN} = 13.5 V, T_J = 25°C [4], I_{DS} = 0.1 A	–	75	90	mΩ
		V_{VIN} = 13.5 V, T_J = 150°C, I_{DS} = 0.1 A	–	150	180	mΩ
MOSFET Leakage	$I_{FET(LKG)}$	V_{ENBATx} ≤ 2.2 V and V_{ENB} ≤ 0.8 V, V_{LX1} = 0 V, V_{VIN} = 16 V, −40°C < T_J < 85°C [4]	–	–	10	µA
		V_{ENBATx} ≤ 2.2 V and V_{ENB} ≤ 0.8 V, V_{LX1} = 0 V, V_{VIN} = 16 V, −40°C < T_J < 150°C	–	50	150	µA
ERROR AMPLIFIER						
Open-Loop Voltage Gain [3]	A_{VOL1}		–	60	–	dB
Transconductance	gm_{EA1}	V_{SS1} = 750 mV	550	750	950	µA/V
		V_{SS1} = 500 mV	275	375	500	µA/V
Output Current	I_{EA1}		–	±75	–	µA
Maximum Output Voltage	$V_{EA1(VO,max)}$		1.3	1.7	2.1	V
Minimum Output Voltage	$V_{EA1(VO,min)}$		–	–	300	mV
COMP1 Pull-Down Resistance	R_{COMP1}	HICCUP1 = 1 or FAULT1 = 1 or V_{ENBATx} ≤ 2.2 V and V_{ENB} ≤ 0.8 V, latched until V_{SS1} < $V_{SS1(RST)}$	–	1	–	kΩ

[1] For input and output current specifications, negative current is defined as coming out of the node or pin (sourcing), positive current is defined as going into the node or pin (sinking).
[2] The lowest operating voltage is only valid if the conditions V_{VIN} > $V_{VIN(START)}$ and V_{VCP} – V_{VIN} > $V_{CP(UV,H)}$ and V_{VREG} > $V_{VREG(UV,H)}$ are satisfied before V_{VIN} is reduced.
[3] Ensured by design and characterization, not production tested.
[4] Specifications at 25°C or 85°C are guaranteed by design and characterization, not production tested.

Continued on next page...

ELECTRICAL CHARACTERISTICS – BUCK AND BUCK-BOOST PRE-REGULATOR (continued) [1]:

Valid at 3.6V < V_{VIN} < 36 V [2], –40°C < T_A = T_J < 150°C, unless otherwise specified.

Characteristic	Symbol	Test Conditions	Min.	Typ.	Max.	Unit
BOOST MOSFET (LG) GATE DRIVER						
LG High Output Voltage	$V_{LG(ON)}$	V_{VIN} = 6 V, V_{VREG} = 5.35 V	4.6	–	5.5	V
LG Low Output Voltage	$V_{LG(OFF)}$	V_{VIN} = 13.5 V, V_{VREG} = 5.35 V	–	0.2	0.4	V
LG Source Current [1]	$I_{LG(ON)}$	V_{VIN} = 6 V, V_{VREG} = 5.35 V, V_{LG} = 1 V	–	−300	–	mA
LG Sink Current [1]	$I_{LG(OFF)}$	V_{VIN} = 13.5 V, V_{VREG} = 5.35 V, V_{LG} = 1 V	–	150	–	mA
SOFT-START						
SS1 Offset Voltage	$V_{SS1(OFFS)}$	V_{SS1} rising due to $I_{SS1(SU)}$	–	400	–	mV
SS1 Fault/Hiccup Reset Voltage	$V_{SS1(RST)}$	V_{SS1} falling due to HICCUP1 = 1 or FAULT1 = 1 or V_{ENBATx} ≤ 2.2 V and V_{ENB} ≤ 0.8 V	140	200	275	mV
SS1 Startup (Source) Current	$I_{SS1(SU)}$	V_{SS1} = 1 V, HICCUP1 = FAULT1 = 0	−10	−20	−30	µA
SS1 Hiccup (Sink) Current	$I_{SS1(HIC)}$	V_{SS1} = 0.5 V, HICCUP1 = 1	5	10	15	µA
SS1 Delay Time	$t_{SS1(DLY)}$	C_{SS1} = 22 nF	–	440	–	µs
SS1 Ramp Time	t_{SS1}	C_{SS1} = 22 nF	–	880	–	µs
SS1 Pull-Down Resistance	$R_{PD(SS1)}$	FAULT1 = 1 or IC disabled, latched until V_{SS1} < $V_{SS1(RST)}$	–	3	–	kΩ
SS1 PWM Frequency Foldback	$f_{SW1(SS)}$	0 V < V_{VREG} < 1.3 V_{TYP}, V_{COMP1} = $V_{EA1VO(max)}$	–	f_{OSC}/8	–	–
		0 V < V_{VREG} < 1.3 V_{TYP}, V_{COMP1} < $V_{EA1VO(max)}$	–	f_{OSC}/4	–	–
		1.3 V_{TYP} < V_{VREG} < 2.7 V_{TYP}	–	f_{OSC}/2	–	–
		V_{VREG} > 2.7 V_{TYP}	–	f_{OSC}	–	–
HICCUP MODE						
Hiccup1 OCP PWM Counts	$t_{HIC1(OCP)}$	V_{SS1} > $V_{HIC1(EN)}$, V_{VREG} < 1.3 V_{TYP}, V_{COMP} = $V_{EA1VO(max)}$	–	30	–	PWM cycles
		V_{SS1} > $V_{HIC1(EN)}$, V_{VREG} > 1.3 V_{TYP}, V_{COMP} = $V_{EA1VO(max)}$	–	120	–	PWM cycles
CURRENT PROTECTIONS						
Pulse-by-Pulse Current Limit	$I_{LIM1(ton,min)}$	V_{VIN} < 7.0 V, t_{ON} = $t_{ON(MIN)}$	4.1	4.6	5.1	A
		V_{VIN} > 7.0 V, t_{ON} = $t_{ON(MIN)}$	2.5	2.8	3.3	A
LX1 Short-Circuit Current Limit	$I_{LIM(LX1)}$	Latched fault	6.0	7.0	–	A
MISSING ASYNCHRONOUS DIODE (D1) PROTECTION						
Detection Level	$V_{D(OPEN)}$		−1.9	−1.5	−1.0	V
Time Filtering [3]	$t_{D(OPEN)}$		50	–	250	ns

[1] For input and output current specifications, negative current is defined as coming out of the node or pin (sourcing), positive current is defined as going into the node or pin (sinking).

[2] The lowest operating voltage is only valid if the conditions V_{VIN} > $V_{VIN(START)}$ and V_{VCP} – V_{VIN} > $V_{CP(UV,H)}$ and V_{VREG} > $V_{VREG(UV,H)}$ are satisfied before V_{VIN} is reduced.

[3] Ensured by design and characterization, not production tested.

ELECTRICAL CHARACTERISTICS – ADJUSTABLE SYNCHRONOUS BUCK REGULATOR [1]:

Valid at 3.6 V [2] < V_{VIN} < 36 V, –40°C < T_A = T_J < 150°C, unless otherwise specified.

Characteristic	Symbol	Test Conditions	Min.	Typ.	Max.	Unit
FEEDBACK REFERENCE VOLTAGE						
Feedback Voltage Accuracy	$V_{1V25/FBadj}$	50 mA < I_{1V25} < 700 mA	1.23	1.25	1.27	V
PULSE-WIDTH MODULATION (PWM)						
PWM Ramp Offset	$V_{PWM2(OFFS)}$	V_{COMP2} for 0% duty cycle	–	350	–	mV
High-Side MOSFET Minimum On-Time	$t_{ON(MIN)}$		–	65	105	ns
High-Side MOSFET Minimum Off-Time	$t_{OFF(MIN)}$	Does not include total gate driver non-overlap time, t_{NO}	–	100	125	ns
Gate Driver Non-Overlap Time [3]	t_{NO}		–	15	–	ns
COMP2 to LX2 Current Gain	gm_{POWER2}		–	3.7	–	A/V
Slope Compensation [3]	S_{E2}	f_{OSC} = 2 MHz	0.45	0.63	0.81	A/µs
		f_{OSC} = 400 kHz	0.12	0.14	0.19	A/µs
INTERNAL MOSFETS						
High-Side MOSFET On-Resistance	$R_{DSon(HS)}$	T_A = 25°C [4], I_{DS} = 100 mA	–	200	235	mΩ
		I_{DS} = 100 mA	–	–	400	mΩ
LX2 Node Rise/Fall Time [3]	$t_{R/F(LX2)}$	V_{VREG} = 5.5 V	–	12	–	ns
High-Side MOSFET Leakage [2]	$I_{DSS(HS)}$	V_{ENBATx} ≤ 2.2 V and V_{ENB} ≤ 0.8 V, V_{LX2} = 0 V, V_{VREG} = 5.5 V, –40˚C < T_J < 85˚C [4]	–	–	2	µA
		V_{ENBATx} ≤ 2.2 V and V_{ENB} ≤ 0.8 V, V_{LX2} = 0 V, V_{VREG} = 5.5 V, −40°C < T_J < 150°C	–	3	15	µA
Low-Side MOSFET On-Resistance	$R_{DSon(LS)}$	T_A = 25°C [4], I_{DS} = 100 mA	–	55	65	mΩ
		I_{DS} = 100 mA	–	–	110	mΩ
Low-Side MOSFET Leakage [2]	$I_{DSS\ (LS)}$	V_{ENBATx} ≤ 2.2 V and V_{ENB} ≤ 0.8 V, V_{LX2} = 5.5 V, –40˚C < T_J < 85˚C [4]	–	–	1	µA
		V_{ENBATx} ≤ 2.2 V and V_{ENB} ≤ 0.8 V, V_{LX2} = 5.5 V, −40°C <T_J < 150°C	–	8	25	µA
ERROR AMPLIFIER						
Feedback Input Bias Current [2]	$I_{1V25/FBAdj}$	V_{COMP2} = 0.8 V, $V_{FB(ADJ)}$ regulated so that I_{COMP2} = 0 A	–	–150	−350	nA
Open-Loop Voltage Gain [3]	A_{VOL2}		–	60	–	dB
Transconductance	gm_{EA2}	I_{COMP2} = 0 µA, V_{SS2} > 500 mV	515	900	1350	µA/V
		0 V < V_{SS2} < 500 mV	–	250	–	µA/V
Source and Sink Current	I_{EA2}	V_{COMP2} = 1.5 V	–	±50	–	µA
Maximum Output Voltage	$V_{EA2VO(max)}$		1.00	1.25	1.50	V
Minimum Output Voltage	$V_{EA2VO(min)}$		–	–	150	mV
COMP2 Pull-Down Resistance	R_{COMP2}	HICCUP2 = 1 or FAULT2 = 1 or V_{ENBATx} ≤ 2.2 V and V_{ENB} ≤ 0.8 V, latched until V_{SS2} < $V_{SS2(RST)}$	–	1.5	–	kΩ

[1] For input and output current specifications, negative current is defined as coming out of the node or pin (sourcing), positive current is defined as going into the node or pin (sinking).
[2] The lowest operating voltage is only valid if the conditions V_{VIN} > $V_{VIN(START)}$ and V_{VCP} – V_{VIN} > $V_{CP(UV,H)}$ and V_{VREG} > $V_{VREG(UV,H)}$ are satisfied before V_{VIN} is reduced.
[3] Ensured by design and characterization, not production tested.
[4] Specifications at 25°C or 85°C are guaranteed by design and characterization, not production tested.

Continued on next page...

ELECTRICAL CHARACTERISTICS – ADJUSTABLE SYNCHRONOUS BUCK REGULATOR [1] (continued):

Valid at 3.6 V [2] < V_{VIN} < 36 V, –40°C < T_A = T_J < 150°C, unless otherwise specified.

Characteristic	Symbol	Test Conditions	Min.	Typ.	Max.	Unit
SOFT-START						
SS2 Offset Voltage	$V_{SS2(OFFS)}$	V_{SS2} rising due to $I_{SS2(SU)}$	120	200	270	mV
SS2 Fault/Hiccup Reset Voltage	$V_{SS2(RST)}$	V_{SS2} falling due to HICCUP2 = 1 or FAULT2 = 1 or V_{ENBATx} ≤ 2.2 V and V_{ENB} ≤ 0.8 V	–	100	120	mV
SS2 Startup (Source) Current	$I_{SS2(SU)}$	V_{SS2} = 1 V, HICCUP2 = FAULT2 = 0	−10	−20	−30	µA
SS2 Hiccup (Sink) Current	$I_{SS2(HIC)}$	V_{SS2} = 0.5 V, HICCUP2 = 1	5	10	20	µA
SS2 to V_{1V25} Delay Time	$t_{SS2(DLY)}$	C_{SS2} = 10 nF	–	100	–	µs
V_{1V25} Ramp Time	t_{SS2}	C_{SS2} = 10 nF	–	600	–	µs
SS2 Pull-Down Resistance	$R_{PD(SS2)}$	FAULT2 = 1 or V_{ENBATx} ≤ 2.2 V and V_{ENB} ≤ 0.8 V, latched until V_{SS2} < $V_{SS2(RST)}$	–	2	–	kΩ
SS2 PWM Frequency Foldback	$f_{SW2(SS)}$	$V_{1V25/FBadj}$ < 450 mV_{TYP}	–	f_{OSC}/4	–	–
		450 mV_{TYP} < $V_{1V25/FBadj}$ < 780 mV_{TYP}	–	f_{OSC}/2	–	–
		$V_{1V25/FBadj}$ > 780 mV_{TYP}	–	f_{OSC}	–	–
HICCUP MODE						
Hiccup2 OCP Enable Threshold	$V_{HIC2(EN)}$	V_{SS2} rising	–	2.3	–	V
Hiccup2 OCP Counts	$t_{HIC2(OCP)}$	V_{SS2} > $V_{HIC2(EN)}$, $V_{1V25/FBadj}$ < 450 mV_{TYP}	–	30	–	PWM cycles
		V_{SS2} > $V_{HIC2(EN)}$, $V_{1V25/FBadj}$ > 450 mV_{TYP}	–	120	–	PWM cycles
CURRENT PROTECTIONS						
High-Side MOSFET Pulse-by-Pulse Current Limit	$I_{LIM2(5\%)}$	Duty cycle = 5%	1.8	2.1	2.7	A
Low-Side MOSFET Reverse Current Limit	$I_{LIM2(LS)}$		–	500	–	mA

[1] For input and output current specifications, negative current is defined as coming out of the node or pin (sourcing), positive current is defined as going into the node or pin (sinking).
[2] The lowest operating voltage is only valid if the conditions V_{VIN} > $V_{VIN(START)}$ and V_{VCP} – V_{VIN} > $V_{CP(UV,H)}$ and V_{VREG} > $V_{VREG(UV,H)}$ are satisfied before V_{VIN} is reduced.
[3] Ensured by design and characterization, not production tested.
[4] Specifications at 25°C or 85°C are guaranteed by design and characterization, not production tested.

ELECTRICAL CHARACTERISTICS – V5 and V5P LINEAR REGULATOR (LDO) [1]:

Valid at 3.6 V [2] < V_{VIN} < 36 V, −40°C < T_A = T_J < 150°C, unless otherwise specified.

Characteristic	Symbol	Test Conditions	Min.	Typ.	Max.	Unit
V5 AND V5P LINEAR REGULATORS						
V5 Accuracy and Load Regulation	V_{V5}	10 mA < I_{V5} < 325 mA, V_{VREG} = 5.25 V	4.9	5.0	5.1	V
V5 Output Capacitance [3]	$C_{OUT(V5)}$		1.0	–	22	µF
V5P Accuracy and Load Regulation	V_{V5P}	10 mA < I_{V5P} < 115 mA, V_{VREG} = 5.25 V	4.9	5.0	5.1	V
V5P Output Capacitance [3]	$C_{OUT(V5P)}$		1.5	2.2	4.1	µF
V5 and V5P Minimum Output Voltage, Buck Only Mode [3]	$V_{V5x(MIN1)}$ (5.5 V_{BAT})	V_{VCP} = 8.60 V, TRACK = 1, I_{V5} = 265 mA, I_{V5P} = 35 mA, I_{3V3} = 75 mA, I_{1V25} = 250 mA 1) T_A = 150°C, V_{VIN} = 5.26 V, V_{VREG} = 5.14 V 2) T_A = –40°C [3], V_{VIN} = 5.04 V, V_{VREG} = 4.97 V	4.82	–	–	V
	$V_{V5x(MIN2)}$ (4.5 V_{BAT})	V_{VCP} = 7.70 V, TRACK = 1, I_{V5} = 265 mA, I_{V5P} = 35 mA, I_{3V3} = 75 mA, I_{1V25} = 250 mA 1) T_A = 150°C, V_{VIN} = 4.26 V, V_{VREG} = 4.14 V 2) T_A = –40°C [3], V_{VIN} = 4.04 V, V_{VREG} = 3.97 V	3.65	–	–	V
V5 and V5P Minimum Output Voltage, Buck-Boost Mode [3][4]	$V_{V5x(MIN3)}$	V_{VIN} = 2.8 V, V_{VREG} = 5.25 V, V_{VCP} ≥ 7.5 V, TRACK = 1, I_{V5} = 310 mA, I_{V5P} = 110 mA, I_{3V3} = 100 mA, I_{1V25} = 500 mA	4.82	4.90	–	V
V5P TRACKING						
V5P/3V3 Tracking Ratio		V_{V5P} ÷ V_{3V3}	1.508	1.515	1.523	–
V5P/3V3 Tracking Accuracy	$TRACK_{3V3}$	3 V < V_{3V3} < 3.3 V, TRACK = 1, I_{3V3} = I_{V5P} = 75 mA	−0.5	–	+0.5	%
V5P/V5 Tracking Accuracy	$TRACK_{V5}$	3.5 V < V_{V5} < 5.0 V, TRACK = 0, I_{V5P} = I_{V5} = 75 mA	−25	–	+25	mV
V5P OVERCURRENT PROTECTION						
V5P Current Limit [1]	$I_{LIM(V5P)}$	V_{V5P} = 5 V	−210	−285	–	mA
V5P Foldback Current [1]	$I_{FBK(V5P)}$	V_{V5P} = 0 V	−30	−60	−90	mA
V5 OVERCURRENT PROTECTION						
V5 Current Limit [1]	$I_{LIM(V5)}$	V_{V5} = 5 V	−420	−500	–	mA
V5 Foldback Current [1]	$I_{FBK(V5)}$	V_{V5} = 0 V	−40	−75	−180	mA
V5P AND V5 STARTUP TIMING						
V5P Startup Time [3]	$t_{SU(V5P)}$	C_{V5P} ≤ 2.9 µF, Load = 45 Ω ±5% (110 mA)	–	175	565	µs
V5 Startup Time [3]	$t_{SU(V5)}$	C_{V5} ≤ 2.9 µF, Load = 16 Ω ±5% (310 mA)	–	150	530	µs

[1] For input and output current specifications, negative current is defined as coming out of the node or pin (sourcing), positive current is defined as going into the node or pin (sinking).
[2] The lowest operating voltage is only valid if the conditions V_{VIN} > $V_{VIN(START)}$ and V_{VCP} – V_{VIN} > $V_{CP(UV,H)}$ and V_{VREG} > $V_{VREG(UV,H)}$ are satisfied before V_{VIN} is reduced.
[3] Ensured by design and characterization, not production tested.
[4] See B/B schematic, CP helper circuit required when V_{VIN} < 6 V.

ELECTRICAL CHARACTERISTICS – 3V3 LDO and CONTROL INPUTS [1]:

Valid at 3.6 V [2] < V_{VIN} < 36 V, –40°C < T_A = T_J < 150°C, unless otherwise specified.

Characteristic	Symbol	Test Conditions	Min.	Typ.	Max.	Unit
3V3 LINEAR REGULATORS						
3V3 Accuracy and Load Regulation	V_{3V3}	10 mA < I_{3V3} < 165 mA, V_{VREG} = 5.25 V	3.23	3.30	3.37	V
3V3 Output Capacitance [3]	$C_{OUT(3V3)}$		1.0	–	22	µF
3V3 Minimum Output Voltage, Buck Only Mode [3]	$V_{3V3(MIN1)}$ (5.5 V_{BAT})	V_{VCP} = 8.80 V, TRACK = 1, I_{V5} = 265 mA, I_{V5P} = 35 mA, I_{3V3} = 75 mA, I_{1V25} = 250 mA 1) T_A = 150°C, V_{VIN} = 5.26 V, V_{VREG} = 5.14 V 2) T_A = –40°C [3], V_{VIN} = 5.04 V, V_{VREG} = 4.97 V	3.23	3.30	–	V
	$V_{3V3(MIN2)}$ (4.5 V_{BAT})	V_{VCP} = 6.80 V, TRACK = 1, I_{V5} = 265 mA, I_{V5P} = 35 mA, I_{3V3} = 75 mA, I_{1V25} = 250 mA 1) T_A = 150°C, V_{VIN} = 4.26 V, V_{VREG} = 4.14 V 2) T_A = –40°C [3], V_{VIN} = 4.04 V, V_{VREG} = 3.97 V	3.20	–	–	V
3V3 OVERCURRENT PROTECTION						
3V3 Current Limit [1]	$I_{LIM(3V3)}$	V_{3V3} = 3.3 V	−185	−260	–	mA
3V3 Foldback Current [1]	$I_{FBK(3V3)}$	V_{3V3} = 0 V	−15	−40	−65	mA
3V3 STARTUP TIMING						
3V3 Startup Time [3]	$t_{SU(3V3)}$	C_{3V3} ≤ 2.9 µF, Load = 33 Ω ±5% (100 mA)	–	170	550	µs
IGNITION ENABLE (ENBAT1 AND ENBAT2) INPUTS						
ENBAT1, ENBAT2 Thresholds	$V_{ENBATx(H)}$	V_{ENBATx} rising	2.9	3.3	3.5	V
	$V_{ENBATx(L)}$	V_{ENBATx} falling	2.2	2.6	2.9	V
ENBAT1, ENBAT2 Hysteresis	$V_{ENBATx(HYS)}$	$V_{ENBATx(H)}$ – $V_{ENBATx(L)}$	–	700	–	mV
ENBAT1, ENBAT2 Bias Current [2]	$I_{ENBATx(BIAS)}$	T_J = 25°C [4], V_{ENBATx} = 3.51 V	–	28	45	µA
		T_J = 150°C, V_{ENBATx} = 3.51 V	–	35	55	µA
ENBAT1, ENBAT2 Resistance	R_{ENBATx}	V_{ENBATx} < 1.2 V	–	650	–	kΩ
LOGIC ENABLE (ENB) INPUT						
ENB Thresholds	$V_{ENB(H)}$	V_{ENB} rising	–	–	2.0	V
	$V_{ENB(L)}$	V_{ENB} falling	0.8	–	–	V
ENB Bias Current [1]	$I_{ENB(IN)}$	V_{ENB} = 3.3 V	–	–	175	µA
ENB Resistance	R_{ENB}	V_{ENB} = 0.8 V	–	60	–	kΩ
ENB/ENBATX FILTER/DEGLITCH						
Enable Filter/Deglitch Time	$t_{dEN(FILT)}$		10	15	20	µs
ENB/ENBATX SHUTDOWN DELAY						
LDO Shutdown Delay	$t_{dLDO(OFF)}$	Measure $t_{dLDO(OFF)}$ from the falling edge of ENB and ENBAT1 and ENBAT2 to time when all LDOs begin to decay	15	50	100	µs

[1] For input and output current specifications, negative current is defined as coming out of the node or pin (sourcing), positive current is defined as going into the node or pin (sinking).
[2] The lowest operating voltage is only valid if the conditions V_{VIN} > $V_{VIN(START)}$ and V_{VCP} – V_{VIN} > $V_{CP(UV,H)}$ and V_{VREG} > $V_{VREG(UV,H)}$ are satisfied before V_{VIN} is reduced.
[3] Ensured by design and characterization, not production tested.
[4] Specifications at 25°C or 85°C are guaranteed by design and characterization, not production tested.

ELECTRICAL CHARACTERISTICS – 3V3 LDO and CONTROL INPUTS [1] (continued):

Valid at 3.6 V [2] < V_{VIN} < 36 V, –40°C < T_A = T_J < 150°C, unless otherwise specified.

Characteristic	Symbol	Test Conditions	Min.	Typ.	Max.	Unit
TRACK AND MODE INPUTS						
TRACK and MODE Thresholds	V_{TH}, V_{MH}	V_{TRACK} or V_{MODE} rising	–	–	2.0	V
	V_{TL}, V_{ML}	V_{TRACK} or V_{MODE} falling	0.8	–	–	V
TRACK and MODE Bias Current [1]	I_{BTRACK}, I_{BMODE}		–	–50	–	µA
FSET/SYNC INPUT						
FSET/SYNC Pin Voltage	$V_{FSET/SYNC}$	No external SYNC signal	–	800	–	mV
FSET/SYNC Open Circuit (Undercurrent) Detection Time	$t_{FSET/SYNC(UC)}$	PWM switching disabled upon detection	–	3	–	µs
FSET/SYNC Short Circuit (Overcurrent) Detection Time	$t_{FSET/SYNC(OC)}$	PWM switching disabled upon detection	–	3	–	µs
Sync. Minimum Frequency	$f_{SYNC(MIN)}$		250	–	–	kHz
Sync. High Threshold	$V_{SYNC(IH)}$	V_{SYNC} rising	–	–	2.0	V
Sync. Low Threshold	$V_{SYNC(IL)}$	V_{SYNC} falling	0.5	–	–	V
Sync. Input Duty Cycle	DC_{SYNC}		–	–	80	%
Sync. Input Pulse Width	t_{wSYNC}		200	–	–	ns
Sync. Input Transition Times [3]	t_{tSYNC}		–	10	15	ns
SLEW INPUT						
SLEW Pin Operating Voltage	V_{SLEW}		–	800	–	mV
SLEW Open Circuit (Undercurrent) Detection Time	$t_{SLEW(UC)}$	PWM latched off if open	–	3	–	µs
SLEW Short Circuit (Overcurrent) Detection Time	$t_{SLEW(OC)}$	PWM latched off if shorted	–	3	–	µs
SLEW Bias Current [1]	I_{SLEW}		–	−100	–	nA

[1] For input and output current specifications, negative current is defined as coming out of the node or pin (sourcing), positive current is defined as going into the node or pin (sinking).
[2] The lowest operating voltage is only valid if the conditions V_{VIN} > $V_{VIN(START)}$ and V_{VCP} – V_{VIN} > $V_{CP(UV,H)}$ and V_{VREG} > $V_{VREG(UV,H)}$ are satisfied before V_{VIN} is reduced.
[3] Ensured by design and characterization, not production tested.
[4] Specifications at 25°C or 85°C are guaranteed by design and characterization, not production tested.

ELECTRICAL CHARACTERISTICS – DIAGNOSTIC OUTPUTS [1]: Valid at 3.6 V [2] < V_{IN} < 36 V, –40°C < T_A = T_J < 150°C, unless otherwise specified.

Characteristic	Symbol	Test Conditions	Min.	Typ.	Max.	Unit
NPOR OV/UV PROTECTION THRESHOLDS						
V5 OV Thresholds	$V_{V5(OV,H)}$	V_{V5} rising	5.15	5.33	5.50	V
	$V_{V5(OV,L)}$	V_{V5} falling	–	5.30	–	V
V5 OV Hysteresis	$V_{V5(OV,HYS)}$	$V_{V5(OV,H)} – V_{V5(OV,L)}$	15	30	50	mV
V5 UV Thresholds	$V_{V5(UV,H)}$	V_{V5} rising, independent of the MODE pin	–	4.68	–	V
	$V_{V5(UV,L1)}$	V_{V5} falling, V_{MODE} = 0 V or GND	4.50	4.65	4.80	V
	$V_{V5(UV,L2)}$	V_{V5} falling, V_{MODE} = 5 V or open	3.00	3.13	3.27	V
V5P Output Disconnect Threshold	$V_{V5P(DISC)}$	V_{V5P} rising	–	7.2	–	V
V5P OV Thresholds	$V_{V5P(OV,H)}$	V_{V5P} rising	5.15	5.35	5.50	V
	$V_{V5P(OV,L)}$	V_{V5P} falling	–	5.29	–	V
V5P OV Hysteresis	$V_{V5P(OV,HYS)}$	$V_{V5P(OV,H)} – V_{V5P(OV,L)}$	45	60	75	mV
V5P UV Thresholds	$V_{V5P(UV,H)}$	V_{V5} rising, independent of the MODE pin	–	4.68	–	V
	$V_{VP5(UV,L1)}$	V_{V5P} falling, V_{MODE} = 0 V or GND	4.50	4.65	4.80	V
	$V_{V5P(UV,L2)}$	V_{V5P} falling, V_{MODE} = 5 V or open	3.00	3.13	3.27	V
3V3 OV Thresholds	$V_{3V3(OV,H)}$	V_{3V3} rising	3.41	3.52	3.60	V
	$V_{3V3(OV,L)}$	V_{3V3} falling	–	3.48	–	V
3V3 OV Hysteresis	$V_{3V3(OV,HYS)}$	$V_{3V3(OV,H)} – V_{3V3(OV,L)}$	25	35	50	mV
3V3 UV Thresholds	$V_{3V3(UV,H)}$	V_{3V3} rising	–	3.12	–	V
	$V_{3V3(UV,L)}$	V_{3V3} falling	2.97	3.07	3.17	V
3V3 UV Hysteresis	$V_{3V3(UV,HYS)}$	$V_{3V3(UV,H)} – V_{3V3(UV,L)}$	40	50	60	mV
1V25/FBadj OV Thresholds	$V_{1V25(OV,H)}$	$V_{1V25/FBadj}$ rising	1.29	1.32	1.35	V
	$V_{1V25(OV,L)}$	$V_{1V25/FBadj}$ falling	–	1.30	–	V
1V25/FBadj OV Hysteresis	$V_{3V3(OV,HYS)}$	$V_{1V25(OV,H)} – V_{1V25(OV,L)}$	15	22	30	mV
1V25/FBadj UV Thresholds	$V_{1V25(UV,H)}$	V_{1V25} rising, triggers LDOs on	–	1.20	–	V
	$V_{1V25(UV,L)}$	V_{1V25} falling	1.15	1.18	1.21	V
1V25/FBadj UV Hysteresis	$V_{1V25(UV,HYS)}$	$V_{1V25(UV,H)} – V_{1V25(UV,L)}$	10	17	25	mV

[1] Negative current is defined as coming out of the node or pin (sourcing), positive current is defined as going into the node or pin (sinking).
[2] The lowest operating voltage is only valid if the conditions V_{VIN} > $V_{VIN(START)}$ and $V_{VCP} – V_{VIN}$ > $V_{CP(UV,H)}$ and V_{VREG} > $V_{VREG(UV,H)}$ are satisfied before V_{VIN} is reduced.

Continued on next page...

ELECTRICAL CHARACTERISTICS – DIAGNOSTIC OUTPUTS (continued) [1]:

Valid at 3.6 V [2] < V_{IN} < 36 V, –40°C < T_A = T_J < 150°C, unless otherwise specified.

Characteristic	Symbol	Test Conditions	Min.	Typ.	Max.	Unit
NPOR OV DELAY TIME (First silicon will shut down if an OV is detected)						
Overvoltage Detection Delay	t_{dOV}	V5P, V5, 3V3, and 1V25/FBadj over voltage detection delay time	6.40	8.00	9.60	ms
NPOR TURN-ON AND TURN-OFF DELAYS						
NPOR Turn-On Delay	$t_{dNPOR(ON)}$		12	15	18	ms
NPOR Turn-Off Propagation Delay	$t_{dNPOR(OFF)}$	ENB and ENBAT1 and ENBAT2 low to NPOR low	–	15	23	µs
NPOR OUTPUT VOLTAGES						
NPOR Output Low Voltage	$V_{NPOR(L)}$	ENB or ENBAT1 or ENBAT2 high, V_{VIN} ≥ 2.5 V, I_{NPOR} = 4 mA	–	150	400	mV
		ENB or ENBAT1 or ENBAT2 high, V_{VIN} = 1.5 V, I_{NPOR} = 2 mA	–	–	800	mV
NPOR Leakage Current [1]	$I_{NPOR(LKG)}$	V_{NPOR} = 3.3 V	–	–	2	µA
NPOR AND POK5V UV FILTERING/DEGLITCH						
UV Filter/Deglitch Times	t_{dFILT}	Applies to undervoltage of 3V3, 1V25/FBadj, V5, and V5P voltages	10	15	20	µs
POK5V UV PROTECTION THRESHOLDS						
V5 and V5P Rising Thresholds	$V_{V5x(POK,H)}$	V_{V5} or V_{V5P} rising, independent of the MODE pin	–	4.68	–	V
V5 and V5P Falling Thresholds	$V_{V5x(POK,L)}$	V_{V5} or V_{V5P} falling, independent of the MODE pin	4.50	4.65	4.80	V
POK5V OUTPUT VOLTAGES						
POK5V Output Voltage	$V_{POK5V(L)}$	ENB = 1 or ENBAT1 = 1 or ENBAT2 = 1, V_{VIN} ≥ 2.5 V, I_{POK5V} = 4 mA	–	150	400	mV
		ENB = 1 or ENBAT1 = 1, ENBAT2 = 1, V_{VIN} = 1.5 V, I_{POK5V} = 2 mA	–	–	800	mV
POK5V Leakage Current	$I_{POK5V(LKG)}$	V_{POK5V} = 3.3 V	–	–	2	µA

[1] Negative current is defined as coming out of the node or pin (sourcing), positive current is defined as going into the node or pin (sinking).
[2] The lowest operating voltage is only valid if the conditions V_{VIN} > $V_{VIN(START)}$ and V_{VCP} – V_{VIN} > $V_{CP(UV,H)}$ and V_{VREG} > $V_{VREG(UV,H)}$ are satisfied before V_{VIN} is reduced.

Continued on next page...

ELECTRICAL CHARACTERISTICS – DIAGNOSTIC OUTPUTS (continued) [1]:

Valid at 3.6 V [2] < V_{IN} < 36 V, –40°C < T_A = T_J < 150°C, unless otherwise specified.

Characteristic	Symbol	Test Conditions	Min.	Typ.	Max.	Unit
VREG, VCP, AND BG THRESHOLDS						
VREG OV Thresholds	$V_{VREG(OV,H)}$	V_{VREG} rising, LX1 PWM disabled	5.50	5.65	5.90	V
	$V_{VREG(OV,L)}$	V_{VREG} falling, LX1 PWM enabled	–	5.55	–	V
VREG OV Hysteresis	$V_{REG(OV,HYS)}$	$V_{VREG(OV,H)} – V_{VREG(OV,L)}$	–	100	–	mV
VREG UV Thresholds	$V_{VREG(UV,H)}$	V_{VREG} rising, triggers rise of SS2	4.14	4.38	4.62	V
	$V_{VREG(UV,L)}$	V_{VREG} falling	–	4.28	–	V
VREG UV Hysteresis	$V_{VREG(UV,HYS)}$	$V_{VREG(UV,H)} – V_{VREG(UV,L)}$	–	100	–	mV
VCP OV Thresholds	$V_{VCP(OV,H)}$	V_{VCP} rising, latches all regulators off	11.0	12.5	14.0	V
VCP UV Thresholds	$V_{VCP(UV,H)}$	V_{VCP} rising, PWM enabled	–	3.2	–	V
	$V_{VCP(UV,L)}$	V_{VCP} falling, PWM disabled	–	2.8	–	V
VCP UV Hysteresis	$V_{VCP(UV,HYS)}$	$V_{VCP(UV,H)} – V_{VCP(UV,L)}$	–	400	–	mV
BGREF and BGFAULT UV Thresholds [3]	$V_{BGx(UV)}$	V_{BGVREF} or $V_{BGFAULT}$ rising	1.00	1.05	1.10	V
LAST MICROCONTROLLER (OR DSP) RESET STATE INDICATORS (FF0 AND FF1)						
FF0, FF1 UV Detection Delay	$t_{dFFx(UV)}$	NPOR↓ due to UV to FF0/FF1 latching	0.8	1.0	1.2	ms
FF0, FF1 Output Voltage	$V_{FFx(LO)}$	I_{FFx} = 4 mA	–	–	400	mV
FF0, FF1 Leakage Current [1]	I_{FFx}	V_{FFx} = 3.3 V	–	–	1	µA

[1] Negative current is defined as coming out of the node or pin (sourcing), positive current is defined as going into the node or pin (sinking).
[2] The lowest operating voltage is only valid if the conditions $V_{VIN} > V_{VIN(START)}$ and $V_{VCP} – V_{VIN} > V_{CP(UV,H)}$ and $V_{VREG} > V_{VREG(UV,H)}$ are satisfied before V_{VIN} is reduced.
[3] Ensured by design and characterization, not production tested.

ELECTRICAL CHARACTERISTICS – WATCHDOG TIMER (WDT) [1]:

Valid at 3.6 V [2] < V_{VIN} < 36 V, –40°C < T_A = T_J < 150°C, unless otherwise specified.

Characteristic	Symbol	Test Conditions	Min.	Typ.	Max.	Unit
WD ENABLE\ INPUT (WD_{ENn})						
WD_{ENn} Voltage Thresholds	$V_{WDENn(LO)}$	V_{WDENn} falling, WDT enabled	0.8	–	–	V
	$V_{WDENn(HI)}$	V_{WDENn} rising, WDT disabled	–	–	2.0	V
WD_{ENn} Input Resistance	$R_{WD(ENn)}$		–	60	–	kΩ
WD_{IN} VOLTAGE THRESHOLDS AND CURRENT						
WD_{IN} Input Voltage Thresholds	$V_{WDIN(LO)}$	V_{WDIN} falling, WD_{ADJ} pulled low by R_{ADJ}	0.8	–	–	V
	$V_{WDIN(HI)}$	V_{WDIN} rising, WD_{ADJ} charging	–	–	2.0	V
WD_{IN} Input Current [1]	I_{WDIN}	V_{WDIN} = 5 V	−10	±1	10	µA
WD_{IN} TIMING SPECIFICATIONS						
WD_{IN} Duty Cycle	D_{WDIN}		20	50	80	%
Watchdog Activation Delay	$t_{dWD(START)}$	Default	120	140	160	ms
		Metal Option	24	30	36	ms
WD PROGRAMMING (WD_{ADJ})						
WD Timeout, Slow Clock	$t_{WD(TO,SLOW)}$	R_{ADJ} = 32.4 kΩ	8.0	10	12	ms
		R_{ADJ} = 324 kΩ	80	100	120	ms
WD ONE-SHOT TIME						
WD Pulse Time after WD Fault	$t_{WD(FAULT)}$		1.6	2.0	2.4	ms

[1] Negative current is defined as coming out of the node or pin (sourcing), positive current is defined as going into the node or pin (sinking).

[2] The lowest operating voltage is only valid if the conditions $V_{VIN} > V_{VIN(START)}$ and $V_{VCP} – V_{VIN} > V_{CP(UV,H)}$ and $V_{VREG} > V_{VREG(UV,H)}$ are satisfied before V_{VIN} is reduced.

FUNCTIONAL DESCRIPTION

Overview

The A4408 is a power management IC designed for automotive applications. It contains a pre-regulator plus four DC post-regulators to create the voltages necessary for typical automotive applications such as electrical power steering and automatic transmission control.

The pre-regulator can be configured as a buck or buck-boost regulator. Buck-boost is required for applications that must work at extremely low battery voltages. This pre-regulator generates a fixed 5.35 V and can deliver up to 1 A to power the internal or external post-regulators. These post-regulators generate the various voltage levels for the end system.

The A4408 includes four internal post-regulators: three linear regulators and one adjustable output synchronous buck regulator. The synchronous buck regulator was designed to deliver 1.25 V / 700 mA but will produce higher voltages if a feedback resistor divider is used.

Buck-Boost Pre-Regulator (VREG)

The pre-regulator incorporates an internal high-side buck switch and a boost switch gate driver. An external freewheeling Schottky diode and an LC filter are required to complete the buck converter. By adding a MOSFET and a Schottky diode, the boost configuration can maintain all outputs with input voltages as low as 2.8 V. The A4408 includes a compensation pin (COMP1) and a soft-start pin (SS1) for the pre-regulator.

The A4408 can maintain its outputs over a wide range of input voltages and slew rates. Actual boost performance is shown in Figure 5 and Figure 6 with voltages swinging between 2.9 and 18 V, and V_{VIN} slew rates ranging from 0.3 to 100V/ms.

The buck-boost pre-regulator provides protection and diagnostic functions.

1. Overvoltage protection
2. High voltage rating for load dump
3. Switch-node-to-ground short-circuit protection
4. Open freewheeling diode protection
5. Pulse-by-pulse current limit
6. Hiccup short circuit protection – lab measurement shown in Figure 7 and detailed timing diagram shown in Figure 5



Figure 5: A4408 Buck-Boost operation at full load V_{VIN} slew rates ranging from 0.3 V/ms to 1.6 V/ms Typical of an automotive START/STOP waveform

$V_{VIN(TYP)}$ = 12 V, $V_{VIN(MIN)}$ = 2.9 V, 10 ms/DIV

CH1=VIN, CH2=VREG, CH3=V5, CH4=3V3, M1=1V25, M2=V5P



Figure 6: A4408 Buck-Boost operation at full load V_{VIN} slew rates of 100 V/ms – V5P deviates less than 0.2%

$V_{VIN(TYP)}$ = 12 V, $V_{VIN(MIN)}$ = 4 V, $V_{VIN(MAX)}$ = 18 V

CH1=VIN, CH2=VREG, CH3=V5, CH4=V5P, 500 µs/DIV



Figure 7: Pre-Regulator Hiccup Mode Operation when VREG is Shorted to GND and C_{SS1} = 22 nF

CH1=VREG, CH2=COMP1, CH3=SS1, CH4=IL1, 1 ms/DIV

For the pre-regulator, hiccup mode is enabled when PWM switching begins. If V_{VREG} is less than 1.3 V, the number of overcurrent pulses (OCP) is limited to only 30. If V_{VREG} is greater than 1.3 V, the number of OCP pulses is increased to 120 to accommodate the possibility of starting into a relatively high output capacitance.

Adjustable Synchronous Buck Regulator (1V25/ADJ)

The A4408 integrates the high-side and low-side MOSFETs necessary for implementing an adjustable output synchronous buck regulator. The synchronous buck is optimized for 1.25 V_{OUT}/700 mA_{DC}/1 A_{PEAK} but can produce higher output voltages if a feedback resistor divider is inserted between VOUT and the 1V25/FBadj pin. The synchronous buck's pulse-by-pulse current limit depends on duty cycle and switching frequency, as shown in Figure 8.

An internal current sense amplifier sources 80 to 100 µA to the LX2 pin. At no load, this current will slowly charge the output capacitors and raise the output voltage. Therefore, the system must always sink at least 100 µA, or a pull-down resistor (<2.49 kΩ) should be used as shown in the Applications Schematic.

Protection and safety functions provided by the synchronous buck are:

1. Undervoltage detection
2. Overvoltage detection
3. Switch-node-to-ground short-circuit protection
4. Pulse-by-pulse current limit
5. Hiccup short-circuit protection; lab measurement shown in Figure 9 and detailed timing diagram shown in Figure 23



Figure 8: Synchronous Buck Pulse-by-Pulse Current Limit

The synchronous buck is powered by the 5.35 V pre-regulator output. An external LC filter is required to complete the synchronous buck regulator. The A4408 includes a compensation pin (COMP2) and a soft-start pin (SS2) for the synchronous buck.



Figure 9: Synchronous Buck Hiccup Mode Operation when 1V25 is Shorted to GND and C_{SS2} = 10 nF

CH1=1V25, CH2=COMP2, CH3=SS2, CH4=IL2, 500 µs/DIV

For the synchronous buck, hiccup mode is enabled when V_{SS2} = $V_{HIC2(EN)}$ (1.2 V_{TYP}). If V_{FBADJ} is less than 450 mV_{TYP}, the number of overcurrent pulses (OCP) is limited to only 30. If V_{FBADJ} is greater than 450 mV_{TYP}, the number of OCP pulses is increased to 120 to accommodate the possibility of starting into a relatively high output capacitance.

Low-Dropout Linear Regulators (LDOs)

The A4408 has three low-dropout linear regulators (LDOs), one 3.3 V / 165 mA_{MAX} (3V3), one 5 V / 325 mA_{MAX} (V5), and one high-voltage protected 5 V / 115 mA_{MAX} (V5P). The switching pre-regulator efficiently regulates the battery voltage to an intermediate value to power the LDOs. This pre-regulator topology reduces LDO power dissipation and junction temperature.

All linear regulators provide the following protection features:

1. Undervoltage and overvoltage detection
2. Current limit (ILIM) with foldback short-circuit protection (IFBK); see Figure 10

The protected 5 V regulator (V5P) includes protection against accidental short-circuit to the battery voltage. This makes this output most suitable for powering remote sensors or circuitry via a wiring harness where short-to-battery is possible.



Figure 10: Typical LDO Foldback Characteristics

Tracking Input (TRACK)

The V5P LDO is a tracking regulator. It can be set to use either V5 or 3V3 as its reference by setting the TRACK input pin to a logic low or high. If the TRACK input is left unconnected, an internal current source will set the TRACK pin to a logic high.



Figure 11: The V5P reference is set by the TRACK input.

Watchdog Timer (WDT)

The A4408 watchdog timer monitors the time between rising edges of a clock (i.e. the clock period) applied to the WD_{IN} pin. This clock should be generated by the primary microcontroller or DSP. A watchdog fault will occur if the time between rising edges is longer than the time set by the resistor (R_{ADJ}) at the watchdog programming pin (WD_{ADJ}). A watchdog fault will pulse NPOR low for $t_{WD(FAULT)}$ (typically 2 ms). The watchdog circuitry is shown in Figure 12.



Figure 12: Watchdog Timer Block Diagram

The watchdog time is programmable via the WD_{ADJ} pin according to the following equation:

$$R_{ADJ} = 3.240 \times t_{WD(TO,SLOW)}$$

where $t_{WD(TO,SLOW)}$ is the longest expected clock period (in ms) and R_{ADJ} is the external resistor value (in kΩ) needed from the WD_{ADJ} pin to ground. A detailed watchdog timing diagram is shown in Figure 24.

The watchdog is enabled when two conditions are met:

1. The WD_{ENn} pin is a logic low, and
2. All the regulators (1V25/FBadj, 3V3, V5, and V5P) have been above their undervoltage thresholds for the watchdog start delay time, $t_{dWD(START)}$ (140 ms_{TYP}).

The watchdog start delay allows the microcontroller or DSP to complete its initialization routines before delivering a clock to the WD_{IN} pin. A timing diagram documenting $t_{dWD(START)}$ is shown in Figure 25.

After regulator startup, if the WD_{IN} clock is missing (i.e. stuck low or stuck high) for at least $t_{dWD(START)} + t_{WD(TO,SLOW)}$ the A4408 will set NPOR, reset its counters, and repeat the watchdog startup delay. NPOR will periodically pulse low as long as no WDIN clock is applied. A timing diagram for the missing clock situation is shown in Figure 25.

Dual Bandgaps (BG_{VREF}, BG_{FAULT})

Dual bandgaps, or references, are implemented within the A4408. One bandgap (BG_{VREF}) is dedicated solely to closed-loop control of the output voltages. The second bandgap (BG_{FAULT}) is employed for fault monitoring functions. Having redundant bandgaps improves reliability of the A4408.

If the reference bandgap is out of specification (BG_{VREF}), then the output voltages will be out of specification and the monitoring bandgap will report a fault condition by setting NPOR and/or POK5V low.

If the monitoring bandgap is out of specification (BG_{FAULT}), then the outputs will remain in regulation, but the monitoring circuits will report a fault condition by setting NPOR and/or POK5V low.

The reference and monitoring bandgap circuits include two smaller secondary bandgaps that are used to detect undervoltage of the main bandgaps during power-up.

Adjustable Frequency and Synchronization (FSET/SYNC)

The PWM switching frequency of the A4408 is adjustable from 250 kHz to 2.4 MHz. Connecting a resistor from the FSET/SYNC pin to ground sets the switching frequency. An FSET resistor with ±1% tolerance is recommended. The FSET resistor can be calculated using the following equation:

$$R_{FSET} = \left(\frac{21{,}693}{f_{OSC}} \right) - 2.215$$

where R_{FSET} is in kΩ and f_{OSC} is the desired oscillator (PWM) frequency in kHz.

A graph of switching frequency versus FSET resistor values is shown in Figure 13.

The PWM frequency of the A4408 may be increased or decreased by applying a clock to the FSET/SYNC pin. The clock must satisfy the voltage thresholds and timing requirements shown in the Electrical Characteristics table.



Figure 13: Switching Frequency vs. FSET Resistor Values

Frequency Dithering and LX1 Slew Rate Control

The A4408 includes two innovative techniques to help reduce EMI/EMC for demanding automotive applications.

First, the A4408 performs pseudo-random dithering of the PWM frequency. Dithering the PWM frequency spreads the energy above and below the base frequency set by R_{FSET}. A typical fixed-frequency PWM regulator will create distinct "spikes" of energy at f_{OSC}, and at higher frequency multiples of f_{OSC}. Conversely, the A4408 spreads the spectrum around f_{OSC}, thus creating a lower magnitude at any comparable frequency. Frequency dithering is disabled if SYNC is used or V_{VIN} drops below approximately 8.3 V.

Second, the A4408 includes a pin to adjust the rising slew rate of the LX1 pin by simply changing the value of the resistor from the SLEW pin to ground. Slower rise times of LX1 reduce ringing and high-frequency harmonics of the regulator. The rise time may be adjusted to be relatively long and will increase thermal dissipation of the pre-regulator if set too high. Typical LX1 slew rates are shown in Table 1.

Table 1: Typical LX1 Rising Slew Rate vs. R_{SLEW}; LX1 Snubber 8.66 Ω / 330 pF

R_{SLEW} (kΩ)	LX1 Rising Slew Rate (V/ns)	LX1 10%-90% Transition Time at 12 V_{VIN} (ns)
8.66	1.06	9.1
22.1	0.90	10.7
46.4	0.79	12.1
71.5	0.65	14.8
100	0.50	19.2
121	0.38	25.2
150	0.29	33.1

Enable Inputs (ENB, ENBAT)

Two enable pins are available on the A4408. A logic high on either of these pins enables the A4408. One enable (ENB) is logic-level compatible for microcontroller or DSP control. The other input (ENBAT) must be connected to the high-voltage ignition (IGN) or accessory (ACC) switch through a relatively low-value series resistance, 2 to 3.6 kΩ. For transient suppression, it is strongly recommended that a 0.22 to 0.47 µF capacitor be placed after the series resistance to form a low-pass filter to the ENBAT pin as shown in the Applications Schematic.

Bias Supply (V_{CC})

The bias supply (V_{CC}) is generated by an internal linear regulator. This supply is the first rail to start up. Most of the internal control circuitry is powered by this supply. The bias supply includes some unique features to ensure reliable operation of the A4408. These features include:

1. Input voltage (V_{VIN}) undervoltage lockout
2. Undervoltage detection
3. Short-to-ground protection
4. Operation from either V_{VIN} or V_{VREG}, whichever is higher

Charge Pump (VCP, CP1, CP2)

A charge pump provides the voltage necessary to drive the high-side n-channel MOSFETs in the pre-regulator and the linear regulators.

Two external capacitors are required for charge pump operation. During the first half of the charge pump cycle, the flying capacitor between pins CP1 and CP2 is charged from either V_{VIN} or V_{VREG}, whichever is highest. During the second half of the charge pump cycle, the voltage on the flying capacitor charges the VCP capacitor. For most conditions, the V_{VCP} minus V_{VIN} voltage is regulated to approximately 6.5 V.

The charge pump can provide enough current to operate the pre-regulator and the LDOs at 2.2 MHz (full load) and 125°C ambient, provided V_{VIN} is greater than 6 V. Optional components D3, D4, and CP3 (refer to Figure 14) must be included if V_{VIN} drops below 6 V. Diode D3 should be a silicon diode rated for at least 200 mA/50 V with less than 50 µA of leakage current when V_R = 13 V and T_A = 125°C. Diode D4 should be a 1 A Schottky diode with a very low forward voltage (V_F) rated to withstand at least 30 V.



Figure 14: Charge pump enhancement components D3, D4, and CP3 are required if V_{VIN} < 6 V.

The charge pump incorporates some protection features:

1. Undervoltage lockout of PWM switching
2. Overvoltage "latched" shutdown of the A4408

Startup and Shutdown Sequences

The startup and shutdown sequences of the A4408 are fixed. If no faults exist and ENBAT or ENB transition high, the A4408 will perform its startup routine. If ENBAT and ENB are low for at least $t_{dEN(FILT)} + t_{dLDO(OFF)}$ (typically 65 µs), the A4408 will enter a shutdown sequence. The startup and shutdown sequences are summarized in Table 3 and shown in timing diagrams in Figure 18 and Figure 19.

Fault Reporting (NPOR, MODE, POK5V)

The A4408 includes two open-drain outputs to report regulator status. The NPOR circuit monitors all regulator outputs for under- and overvoltage (1V25/FBadj, 3V3, V5, V5P), the watchdog timer output (WD_{FAULT}), and the thermal monitor (TSD). The POK5V circuit monitors the V5 and V5P output for undervoltage. The NPOR and POK5V block diagrams are shown in Figure 15.

The MODE input pin modifies the NPOR circuit to raise or lower the 5 V undervoltage thresholds. If the MODE pin is low, the undervoltage thresholds are relatively high, at $V_{V5(UV,L1)}$. If the MODE pin is high, the undervoltage thresholds are set much lower, at $V_{V5(UV,L2)}$. The MODE pin does not influence the POK5V circuit. The POK5V undervoltage threshold is always at $V_{V5(POK,L)}$. The MODE input is shown in Figure 15. Timing diagrams of the MODE pin functionality is shown in Figure 16 and Figure 17.

There is a delay from the time all regulator voltages have risen above their undervoltage thresholds to the rising edge of NPOR, $t_{dNPOR(ON)}$. This delay allows the microcontroller or DSP plenty of time to fully power-up and complete its initialization routines. The NPOR circuit also incorporates a delay, t_{dOV}, between the instant any regulator output exceeds its overvoltage threshold and when NPOR transitions low. There is minimal NPOR delay if any fault, other than overvoltage, occurs that requires NPOR to transition low. There are no significant delays in the POK5V output after V5 or V5P have risen above or fallen below their undervoltage thresholds. Timing diagram in this datasheet shows the functionality of NPOR and POK5V.



Figure 15: Fault Reporting Circuit

The V5P monitor is unique: if V5P is accidently connected to the battery voltage, then NPOR will bypass the normal overvoltage delay and set itself low immediately. Timing diagrams showing overvoltage possibilities for V5P are shown in Figure 21.

The fault modes and their effects on NPOR and POK5V are covered in detail in Table 4.

Fault Flags (FF0, FF1)

The A4408 also includes two open-drain fault flags: FF0 and FF1. If a fault condition occurs and NPOR transitions low, FF0 and FF1 will be latched into one of three states to retain the type of fault: undervoltage of any regulator or charge pump (including V5P disconnect), hiccup mode (or TSD), or watchdog fault. A fourth state indicates no-fault. Fault flag functionality is summarized in Table 2 and shown in most timing diagrams in this datasheet.

FF0 and FF1 are only valid if NPOR has first transitioned high. This means the A4408 must successfully complete the startup sequence and NPOR transitions high.

The FF0 and FF1 latches are reset when all enable inputs are low and the soft-start capacitor voltages (SS1, SS2) have decayed below their reset thresholds.

Table 2: FF0 and FF1 Fault Flag Status Conditions

FF0	FF1	Type of Fault Detected When NPOR↴
Low	Low	Undervoltage (Synchronous buck, 3V3, V5, V5P, or VCP), or $V_{V5P} > V_{V5P(DISC)}$
Low	Hi-Z	VREG or Synchronous buck in hiccup mode, or thermal shutdown (TSD)
Hi-Z	Low	Watchdog Timer (WDT) fault
Hi-Z	Hi-Z	No fault, default condition

Both VREG and the synchronous buck do not enter hiccup mode for a specific number of PWM cycles. Therefore, when setting FF0 and FF1, precedence is given to detecting a hiccup condition (i.e. an undervoltage will occur before hiccup mode is set). To accomplish this, the undervoltage detection is delayed by $t_{dFFx(UV)}$.

Table 3: Startup and Shutdown Logic (signal names consistent with Functional Block Diagram)

A4408 Status Signals						Regulator Control Bits (0 = OFF, 1 = ON)			A4408 MODE
EN	MPOR	$VSS_{1/2}$ LOW	VREG UV	1V25 UV	3×LDO UV	VREG ON	1V25 ON	LDOs ON	
X	1	X	X	X	X	0	0	0	RESET
0	0	1	1	1	1	0	0	0	OFF
1	0	0	1	1	1	1	0	0	STARTUP
1	0	0	0	1	1	1	1	0	↓
1	0	0	0	0	1	1	1	1	↓
1	0	0	0	0	0	1	1	1	RUN
0	0	0	0	0	0	1	1	1	$t_{dEN(FILT)} + t_{dLDO(OFF)}$
0	0	0	0	0	0	1	1	0	SHUTDOWN
0	0	0	0	0	1	1	0	0	↓
0	0	0	0	1	1	0	0	0	↓
0	0	0	0	1	1	0	0	0	↓
0	0	0	1	1	1	0	0	0	Pause
0	0	1	1	1	1	0	0	0	OFF

X = DON'T CARE

EN = ENBAT1 + ENBAT2 + ENB

$VSS_{1/2}$ LOW = VSS1 < $V_{SS1(RST)}$ × V_{SS2} < $V_{SS2(RST)}$

3×LDO UV = 3V3_UV + V5_UV + V5P_UV

MPOR = $V_{VIN(UVLO)}$ + VCC_UV + VCP_UV + BG1_UV + BG2_UV + FSET_UV/OV + TSD + SLEW_UV/OV (latched) + VCP_OV (latched) + D1MISSING (latched) + $I_{LIM(LX1)}$ (latched) + OV > t_{dOV} (latched)