

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China















#### **Features**

Ultra-low supply current (all at 3V):

Page 1 of 37

- 14 nA with RC oscillator
- 22 nA with RC oscillator and Autocalibration
- 55 nA with crystal oscillator
- · Baseline timekeeping features:
  - 32.768 kHz crystal oscillator with integrated load capacitor/resistor
  - Counters for hundredths, seconds, minutes, hours, date, month, year, century, and weekday
  - Alarm capability on all counters
  - Programmable output clock generation (32.768 kHz to 1 year)
  - Countdown timer with repeat function
  - Automatic leap year calculation
- · Advanced timekeeping features:
  - Integrated power optimized RC oscillator
  - Advanced crystal calibration to ± 2 ppm
  - Advanced RC calibration to ± 16 ppm
  - Automatic calibration of RC oscillator to crystal oscillator
  - Watchdog timer with hardware reset
  - Up to 256 bytes of general purpose RAM
- · Power management features:
  - Integrated ~1 $\Omega$  power switch for off-chip components such as a host MCU
  - System sleep manager for managing host processor wake/sleep states
  - External reset signal monitor
  - Reset output generator
  - Supercapacitor trickle charger with programmable charging current
  - Automatic switchover to VBAT
  - External interrupt monitor
  - Programmable low battery detection threshold
  - Programmable analog voltage comparator
- I<sup>2</sup>C (up to 400 kHz) and 3-wire or 4-wire SPI (up to 2 MHz) serial interfaces available
- Operating voltage 1.5-3.6 V
- Clock and RAM retention voltage 1.5-3.6 V
- Operating temperature –40 to 85 °C
- · All inputs include Schmitt Triggers
- · 3x3 mm QFN-16 package



## **Applications**


Abracon Drawing #453568

- · Smart cards
- · Wireless sensors and tags
- · Medical electronics
- · Utility meters
- · Data loggers
- Appliances
- Handsets
- · Consumer electronics
- Communications equipment

### Description

The ABRACON AB18XX Real Time Clock with Power Management family provides groundbreaking combination of ultra-low power coupled with a highly sophisticated feature set. With power requirements significantly lower than any other industry RTC (as low as 14 nA), these are the first semiconductors based on innovative SPOTTM (Subthreshold Power Optimized Technology) CMOS platform. The AB18XX includes on-chip oscillators to provide minimum power consumption, full RTC functions includina batterv backup programmable counters and alarms for timer and watchdog functions, and either an I<sup>2</sup>C or SPI serial interface for communication with a host controller. An integrated power switch and a sophisticated system sleep manager with counter, timer, alarm, and interrupt capabilities allows the AM18XX to be used as a supervisory component in a host microcontroller based system.

Disclaimer: AB18XX series of devices are based on innovative SPOT technology, proprietary to Ambig Micro.



# 1. Family Summary

The AB18XX family consists of several members (see Table 1). All devices are supplied in a standard 3x3 mm QFN-16 package. Members of the software and pin compatible AB18XX RTC family are also listed.

**Table 1: Family Summary** 

	Baseline Timekeeping			Advanced 1	Гimekeepi	ng	Power Management				
Part #	XT Osc	Number of GP Outputs	RC Osc	Calib/ Auto- calib	Watch- dog	RAM (B)	VBAT Switch	Reset Mgmt	Ext Int	Power Switch and Sleep FSM	Interface
AB1801	•	2	•	•		0				•	I <sup>2</sup> C
AB1803	•	2	-	•		64	•			•	I <sup>2</sup> C
AB1804	•	4	-	•	•	256		•	-	•	I <sup>2</sup> C
AB1805	•	4	•	•	•	256	•	-	•	•	I <sup>2</sup> C
AB1811	•	2	•	•		0				•	SPI
AB1813		2				64	•			•	SPI
AB1814		3	•	•	•	256		•	•		SPI
AB1815		3		•	•	256		•	-	•	SPI
			Softw	are and Pin	Compatib	ole AB08X	X Family	Component	s		
AB0801	•	2	•	-		0					I <sup>2</sup> C
AB0803	•	2	•	•		64	•				I <sup>2</sup> C
AB0804	•	4	-	•	•	256			-		I <sup>2</sup> C
AB0805	•	4	•	-	•	256	•		-		I <sup>2</sup> C
AB0811	•	2	•	-		0					SPI
AB0813		2				64					SPI
AB0814	•	3	•		•	256			•		SPI
AB0815	•	3	•	•	-	256			-		SPI

ABRACON CORPORATION	AB18XX Real-Time Clock with Power Management Family	RoHS Compliant
Date of Issue: November 7, 2013	3.0 x 3.0 mm	ESD Sensitive
Page 3 of 37	Abracon Drawing #453568	Revision : A

# 2. Functional Description

Figure 1 illustrates the AB18XX functional design.




Figure 1. Detailed Block Diagram

AB18XX serves as a companion part for host processors including microcontrollers, radios, and digital signal processors. It tracks time as in a typical RTC product and additionally provides unique power management functionality that makes it ideal for highly energy-constrained applications. To support such operation, the AB18XX includes 3 distinct feature groups: 1) baseline timekeeping features, 2) advanced timekeeping features, and 3) power management features. Functions from each feature group may be controlled via I/O offset mapped registers. These registers are accessed using either an I<sup>2</sup>C serial interface (e.g., in the AB1805) or a SPI serial interface (e.g., in the AB1815). Each feature group is described briefly below and in greater detail in subsequent sections.

The baseline timekeeping feature group supports the standard 32.786 kHz crystal (XT) oscillation mode for maximum frequency accuracy with an ultra-low current draw of 55 nA. The baseline timekeeping feature group also includes a standard set of counters monitoring hundredths of a second up through centuries. A



#### AB18XX Real-Time Clock with Power Management Family



Date of Issue: November 7, 2013

3.0 x 3.0 mm

ESD Sensitive

Page 4 of 37

Abracon Drawing #453568


Revision : A

complement of countdown timers and alarms may additionally be set to initiate interrupts or resets on several of the outputs.

The advanced timekeeping feature group supports two additional oscillation modes: 1) RC oscillator mode, and 2) Autocalibration mode. At only 14 nA, the temperature-compensated RC oscillator mode provides an even lower current draw than the XT oscillator for applications with reduced frequency accuracy requirements. A proprietary calibration algorithm allows the AB18XX to digitally tune the RC oscillator frequency and the XT oscillator frequency with accuracy as low as 2 ppm at a given temperature. In Autocalibration mode, the RC oscillator is used as the primary oscillation source and is periodically calibrated against the XT oscillator. Autocalibration may be done automatically every 8.5 minutes or 17 minutes and may also be initiated via software. This mode enables average current draw of only 22 nA with frequency accuracy similar to the XT oscillator. The advanced timekeeping feature group also includes a rich set of input and output configuration options that enables the monitoring of external interrupts (e.g., pushbutton signals), the generation of clock outputs, and watchdog timer functionality.

Power management features built into the AB18XX enable it to operate as a backup device in both line-powered and battery-powered systems. An integrated power control module automatically detects when main power (VCC) falls below a threshold and switches to backup power (VBAT). Up to 256B of ultra-low leakage RAM enable the storage of key parameters when operating on backup power. VBAT power switching is included in the AB1803, AB1813, AB1813 and AB1815 parts only.

The AB18XX is the first RTC to incorporate a number of more advanced power management features. In particular, the AB18XX includes a finite state machine (integrated with the Power Control block in Figure 1) that can control a host processor as it transitions between sleep/reset states and active states. Digital outputs can be configured to control the reset signal or interrupt input of the host controller. The AB18XX additionally integrates a power switch with  $\sim 1~\Omega$  impedance that can be used to cut off ground current on the host microcontroller and reduce sleep current to <1 nA. The AB18XX parts can wake up a sleeping system using internally generated timing interrupts or externally generated interrupts generated by digital inputs (e.g., using a pushbutton) or an analog comparator. The aforementioned functionality enables users to seamlessly power down host processors, leaving only the energy-efficient AB18XX chip awake. The AB18XX also includes voltage detection on the backup power supply.




## 3. AB18XX Application Examples

The AB18XX enables a variety of system implementations in which the AB18XX can control power usage by other elements in the system. This is typically used when the entire system is powered from a battery and minimizing total power usage is critical. The backup RAM in the AB18XX can be used to hold key MCU parameters when it is powered down.


### 3.1 VSS Power Switched

In the recommended implementation, the internal power switch of the AB18XX is used to completely turn off the MCU and/or other system elements. In this case the PSW/nIRQ2 output is configured to generate the Sleep function. Under normal circumstances, the PSW/nIRQ2pin is pulled to VSS with less than 1 ohm of resistance, so that the MCU receives full power. The MCU initiates a SLP operation, and when the AB18XX enters Sleep Mode the PSW/nIRQ2 pin is opened and power is completely removed from the MCU. This results in significant additional power savings relative to the other alternatives. A variety of interrupts, including alarms, timers and external interrupts created by a pushbutton as shown, may be used to exit Sleep Mode and restore MCU power. The RAM of the AB18XX may be used to retain critical MCU parameters.



### 3.2 VCC Power Switched


An external transistor switch T may also be used to turn off power to the MCU. This implementation allows switching higher current and maintains a common ground. R can be on the order of megohms, so that negligible current is drawn when the circuit is active and PSW/nIRQ2 is low.



ABRACON CORPORATION	AB18XX Real-Time Clock with Power Management Family	RoHS Compliant
Date of Issue: November 7, 2013	3.0 x 3.0 mm	ESD Sensitive
Page 6 of 37	Abracon Drawing #453568	Revision : A


### 3.3 Reset Driven

In another implementation the AB18XX controls the system MCU using the reset function rather than switching power. Since many MCUs use much less power when reset, this implementation can save system power in some cases.




## 3.4 Battery Backup

In many systems the main power supply is a battery, so the AB18XX can minimize its current draw by powering down the MCU and other peripherals. This battery may be replaceable, and a supercapacitor charged via the AB18XX trickle charger can maintain system time and key parameters when the main battery is removed.




\* Total battery series impedance = 1.5k ohms, which may require an external resistor



# 4. Package Pins

## 4.1 Pin Configuration and Connections

Figure 2 and Table 2 show the QFN-16 pin configurations for the AB18XX parts. Pins labeled NC must be left unconnected. The thermal pad, pin 17, on the QFN-16 packages must be connected to VSS.




- <sup>(1)</sup>Available in AB1804 and AB1805 only, else NC
- <sup>(2)</sup>Available in AB1803 and AB1805 only, else VSS
- (3) Available in AB1814 and AB1815 only, else NC
- <sup>(4)</sup>Available in AB1813 and AB1815 only, else VSS

Figure 2. Pin Configuration Diagram

**Table 2: Pin Connections** 

Pin Name	Pin	Function		Pin Number in AB18XX								
riii Naille	Туре	Function	01	03	04	05	11	13	14	15		
VSS	Power	Ground	5,9,17	9,17	5,9,17	9,17	5,17	17	5,17	17		
VCC	Power	System power supply	13	13	13	13	13	13	13	13		
XI	XT	Crystal input	16	16	16	16	16	16	16	16		
XO	XT	Crystal output	15	15	15	15	15	15	15	15		
AF	Output	Autocalibration filter	14	14	14	14	14	14	14	14		
VBAT	Power	Battery power supply		5		5		5		5		
SCL	Input	I <sup>2</sup> C or SPI interface clock	7	7	7	7	7	7	7	7		
SDO	Output	SPI data output					6	6	6	6		
SDI	Input	SPI data input					9	9	9	9		
nCE	Input	SPI chip select					12	12	12	12		
SDA	Input	I <sup>2</sup> C data input/output	6	6	6	6						
EXTI	Input	External interrupt input			10	10			10	10		
WDI	Input	Watchdog reset input			2	2			2	2		
nEXTR	Input	External reset input			3	3			3	3		
FOUT/nIRQ	Output	Int 1/function output	11	11	11	11	11	11	11	11		
nIRQ2	Output	Int 2 output	4	4	4	4	4	4	4	4		



### **Table 2: Pin Connections**


Pin Name	Pin	Function	Pin Number in AB18XX								
	Туре		01	03	04	05	11	13	14	15	
CLKOUT/nIRQ3	Output	Int 3/clock output			8	8			8	8	
nTIRQ	Output	Timer interrupt output			12	12					
nRST	Output	Reset output			1	1			1	1	

## 4.2 Pin Descriptions

Table 3 provides a description of the pin connections.


**Table 3: Pin Descriptions** 

	Table 3. Fill Descriptions
Pin Name	Description
vss	Ground connection. In the QFN-16 packages the ground slug on the bottom of the package must be connected to VSS.
VCC	Primary power connection. If a single power supply is used, it must be connected to VCC.
VBAT	Battery backup power connection. If a backup battery is not present, VBAT is normally left floating or grounded, but it may also be used to provide the analog input to the internal comparator (see Analog-Comparator).
XI	Crystal oscillator input connection.
XO	Crystal oscillator output connection.
AF	Autocalibration filter connection. A 47pF ceramic capacitor should be placed between this pin and VSS for improved Autocalibration mode timing accuracy.
SCL	I/O interface clock connection. It provides the SCL input in both I <sup>2</sup> C and SPI interface parts.
SDA (only available in I <sup>2</sup> C environments)	I/O interface I <sup>2</sup> C data connection.
SDO (only available in SPI environments)	I/O interface SPI data output connection.
SDI	I/O interface SPI data input connection.
nCE (only available in SPI environments)	I/O interface SPI chip select input connection. It is an active low signal. A pull-up resistor is recommended to be connected to this pin to ensure it is not floating. A pull-up resistor also prevents inadvertent writes to the RTC during power transitions.
EXTI	External interrupt input connection. It may be used to generate an External 1 interrupt with polarity selected by the EX1P bit if enabled by the EX1E bit. The value of the EXTI pin may be read in the EXIN register bit. This pin does not have an internal pull resistor. It must not be left floating or the RTC may consume higher current.
WDI	Watchdog Timer reset input connection. It may also be used to generate an External 2 interrupt with polarity selected by the EX2P bit if enabled by the EX2E bit. The value of the WDI pin may be read in the WDIN register bit. This pin does not have an internal pull resistor. It must not be left floating or the RTC may consume higher current.
nEXTR	External reset input connection. If nEXTR is low and the RS1E bit is set, the nRST output will be driven to its asserted value as determined by the RSP bit. This pin does not have an internal pull resistor. It must not be left floating or the RTC may consume higher current.



## **Table 3: Pin Descriptions**

Pin Name	Description
	Primary interrupt output connection. FOUT/nIRQ may be configured to generate several signals as a function of the OUT1S field(see 0x11 - Control2). FOUT/nIRQ is also asserted low on a power up until the AB18XX has exited the reset state and is accessible via the I/O interface.
FOUT/nIRQ	<ol> <li>FOUT/nIRQ can drive the value of the OUT bit.</li> <li>FOUT/nIRQ can drive the inverse of the combined interrupt signal IRQ (see Interrupts).</li> <li>FOUT/nIRQ can drive the square wave output (see 0x13 - SQW) if enabled by SQWE.</li> <li>FOUT/nIRQ can drive the inverse of the alarm interrupt signal AIRQ (see Interrupts).</li> </ol>
	Secondary interrupt output connection. It is an open drain output. PSW/nIRQ2 may be configured to generate several signals as a function of the OUT2S field (see $$ 0x11 - Control2). This pin will be configured as an ~1 $$ 0 switch if the PWR2 bit is set.
PSW/nIRQ2	<ol> <li>PSW/nIRQ2 can drive the value of the OUTB bit.</li> <li>PSW/nIRQ2 can drive the square wave output (see 0x13 - SQW) if enabled by SQWE.</li> <li>PSW/nIRQ2 can drive the inverse of the combined interrupt signal IRQ(see Interrupts).</li> <li>PSW/nIRQ2 can drive the inverse of the alarm interrupt signal AIRQ(see Interrupts).</li> <li>PSW/nIRQ2 can drive either sense of the timer interrupt signal TIRQ.</li> <li>PSW/nIRQ2 can function as the power switch output for controlling the power of external devices (see Sleep Control).</li> </ol>
nTIRQ (only available in I <sup>2</sup> C environments)	Timer interrupt output connection. It is an open drain output. nTIRQ always drives the active low nTIRQ signal.
CLKOUT/nIRQ3	Square Wave output connection. It is a push-pull output, and may be configured to generate one of two signals.  1. CLKOUT/nIRQ3 can drive the value of the OUT bit. 2. CLKOUT/nIRQ3 can drive the square wave output (see 0x13 - SQW) if enabled by SQWE.
nRST	External reset output connection. It is an open drain output. The polarity is selected by the RSP bit, which will initialize to 0 on power up to produce an active low output. See Autocalibration Fail Interrupt ACIRQ for details of the generation of nRST.



# 5. Electrical Specifications

## 5.1 Absolute Maximum Ratings

Table 4 lists the absolute maximum ratings.

**Table 4: Absolute Maximum Ratings** 

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>CC</sub>	System Power Voltage		-0.3		3.8	V
V <sub>BAT</sub>	Battery Voltage		-0.3		3.8	V
VI	Input voltage	VCC Power state	-0.3		V <sub>CC</sub> + 0.3	V
VI	Input voltage	VBAT Power state	-0.3		V <sub>BAT</sub> + 0.3	V
V <sub>O</sub>	Output voltage	VCC Power state	-0.3		V <sub>CC</sub> + 0.3	V
V <sub>O</sub>	Output voltage	VBAT Power state	-0.3		V <sub>BAT</sub> + 0.3	V
I <sub>I</sub>	Input current		-10		10	mA
Io	Output current		-20		20	mA
I <sub>OPC</sub>	PSW Output continuous current				50	mA
I <sub>OPP</sub>	PSW Output pulsed current	1 second pulse			150	mA
V	TCD Voltage	СDМ			±500	V
V <sub>ESD</sub>	ESD Voltage	НВМ			3.8 3.8 V <sub>CC</sub> + 0.3 V <sub>BAT</sub> + 0.3 V <sub>CC</sub> + 0.3 10 20 50 150	V
I <sub>LU</sub>	Latch-up Current				100	mA
T <sub>STG</sub>	Storage Temperature		-55		125	°C
T <sub>OP</sub>	Operating Temperature		-40		85	°C
T <sub>SLD</sub>	Lead temperature	Hand soldering for 10 seconds			300	°C
T <sub>REF</sub>	Reflow soldering temperature	Reflow profile per JEDEC J- STD-020D			260	°C

ABRACON CORPORATION	AB18XX Real-Time Clock with Power Management Family	RoHS Compliant
Date of Issue: November 7, 2013	3.0 x 3.0 mm	ESD Sensitive
Page 11 of 37	Abracon Drawing #453568	Revision : A

# 5.2 Power Supply Parameters

Figure 3 and Table 5 describe the power supply and switchover parameters. See Power Control and Switching for a detailed description of the operations.




Figure 3. Power Supply Switchover



For Table 5,  $T_A$  = -40 °C to 85 °C, TYP values at 25 °C.

**Table 5: Power Supply and Switchover Parameters** 

SYMBO L	PARAMETER	PWR	TYPE	POWER STATE	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
V <sub>CC</sub>	System Power Voltage	VCC	Static	VCC Power	Clocks operating and RAM and registers retained	1.5		3.6	٧
V <sub>CCIO</sub>	VCC I/O Interface Voltage	VCC	Static	VCC Power	I <sup>2</sup> C or SPI operation	1.5		3.6	V
V <sub>CCST</sub>	VCC Start-up Voltage <sup>(1)</sup>	VCC	Rising	POR -> V <sub>CC</sub> Power		1.6			V
V <sub>CCRST</sub>	VCC Reset Voltage	VCC	Falling	VCC Power -> POR	V <sub>BAT</sub> < V <sub>BAT,MIN</sub> or no V <sub>BAT</sub>		1.3	1.5	V
V <sub>CCSWR</sub>	VCC Rising Switch-over Threshold Voltage	VCC	Rising	VBAT Power -> VCC Power	V <sub>BAT</sub> ≥ V <sub>BATRST</sub>		1.6	1.7	V
V <sub>CCSWF</sub>	VCC Falling Switch-over Threshold Voltage	VCC	Falling	VCC Power -> VBAT Power	V <sub>BAT</sub> ≥ V <sub>BATSW,MIN</sub>	1.2	1.5		V
V <sub>CCSWH</sub>	VCC Switchover Threshold Hysteresis <sup>(2)</sup>	vcc	Hyst.	VCC Power <-> VBAT Power			70		mV
V <sub>CCFS</sub>	VCC Falling Slew Rate to switch to VBAT state <sup>(4)</sup>	VCC	Falling	VCC Power -> VBAT Power	V <sub>CC</sub> < V <sub>CCSW,MAX</sub>	0.7	1.4		V/ms
V <sub>BAT</sub>	Battery Voltage	VBAT	Static	VBAT Power	Clocks operating and RAM and registers retained	1.4		3.6	٧
V <sub>BATSW</sub>	Battery Switchover Voltage Range <sup>(5)</sup>	VBAT	Static	VCC Power -> VBAT Power		1.6		3.6	V



#### AB18XX Real-Time Clock with Power Management Family



Date of Issue: November 7, 2013

3.0 x 3.0 mm

ESD Sensitive

Revision: A

Page 12 of 37 Abracon Drawing #453568

### **Table 5: Power Supply and Switchover Parameters**

SYMBO L	PARAMETER	PWR	TYPE	POWER STATE	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>BATRST</sub>	Falling Battery POR Voltage <sup>(7)</sup>	VBAT	Falling	VBAT Power -> POR	V <sub>CC</sub> < V <sub>CCSWF</sub>		1.1	1.4	٧
V <sub>BMRG</sub>	$V_{BAT}$ Margin above $V_{CC}^{(3)}$	VBAT	Static	V <sub>BAT</sub> Power		200			mV
V <sub>BATESR</sub>	V <sub>BAT</sub> supply series resistance <sup>(6)</sup>	VBAT	Static	V <sub>BAT</sub> Power		1.0	1.5		kΩ

 $<sup>^{(1)}</sup>V_{CC}$  must be above  $V_{CCST}$  to exit the POR state, independent of the  $V_{BAT}$  voltage.

## 5.3 Operating Parameters

Table 6 lists the operating parameters.



For Table 6,  $T_A$  = -40 °C to 85 °C, TYP values at 25 °C.

#### **Table 6: Operating Parameters**

SYMBOL	PARAMETER	TEST CONDITIONS	<b>V</b> <sub>CC</sub>	MIN	TYP	MAX	UNIT	
V <sub>T+</sub>	Positive-going Input Thresh-		3.0V		1.5	2.0	V	
<b>V</b> ∏+	old Voltage		1.8V		1.1	1.25	ľ	
V <sub>T-</sub>	Negative-going Input Thresh-		3.0V	0.8	0.9		V	
v <sub>T-</sub>	old Voltage		1.8V	0.5	0.6		)	
I <sub>ILEAK</sub>	Input leakage current		3.0V		0.02	80	nA	
C <sub>I</sub>	Input capacitance				3		pF	
V <sub>OH</sub>	High level output voltage on push-pull outputs		1.7V – 3.6V	0.8•V <sub>CC</sub>			V	
V <sub>OL</sub>	Low level output voltage		1.7V – 3.6V			0.2•V <sub>CC</sub>	V	
			1.7V	-2	-3.8			
	High level output current on	\/ = 0.8 <b>-</b> \/	1.8V	-3	-4.3		mA	
ІОН	push-pull outputs	V <sub>OH</sub> = 0.8•V <sub>CC</sub>	3.0V	-7	-11			
			3.6V	-8.8	-15			

 $<sup>^{(2)}\</sup>mbox{Difference}$  between  $\mbox{V}_{\mbox{CCSWR}}$  and  $\mbox{V}_{\mbox{CCSWF}}$ 


 $<sup>^{(3)}</sup>V_{BAT}$  must be higher than  $V_{CC}$  by at least this voltage to ensure the AB18XX remains in the VBAT Power state.

<sup>&</sup>lt;sup>(4)</sup>Maximum VCC falling slew rate to guarantee correct switchover to VBAT Power state. There is no V<sub>CC</sub> falling slew rate requirement if switching to the VBAT power source is not required.

 $<sup>^{(5)}</sup>V_{BAT}$  voltage to guarantee correct transition to VBAT Power state when  $V_{CC}$  falls.


<sup>&</sup>lt;sup>(6)</sup> Total series resistance of the power source attached to the VBAT pin. The optimal value is 1.5kΩ, which may require an external resistor. VBAT power source ESR + external resistor value = 1.5kΩ.

<sup>&</sup>lt;sup>(7)</sup>V<sub>BATRST</sub> is also the static voltage required on V<sub>BAT</sub> for register data retention.



## **Table 6: Operating Parameters**

SYMBOL	PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
			1.7V	3.3	5.9		
la	Low level output current	V <sub>OL</sub> = 0.2•V <sub>CC</sub>	1.8V	6.1	6.9		mA
l <sub>OL</sub>	Low level output current	VOL - 0.20 VCC	3.0V	17	19		IIIA
		3.6V 18	20				
			1.7V		1.7	5.8	
P	PSW output resistance to	PSW Enabled	1.8V		1.6	5.4	Ω
R <sub>DSON</sub>	VSS VSS	FSW Enabled	3.0V		1.1	3.8	12
			3.6V		1.05	3.7	
I <sub>OLEAK</sub>	Output leakage current				0.02	80	nA



### 5.4 Oscillator Parameters

Table 7 lists the oscillator parameters.



For Table 7,  $T_A$  = -40 °C to 85 °C unless otherwise indicated.  $V_{CC}$  = 1.7 to 3.6V, TYP values at 25 °C and 3.0V.

#### **Table 7: Oscillator Parameters**

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
F <sub>XT</sub>	XI and XO pin Crystal Frequency			32.768		kHz	
F <sub>OF</sub>	XT Oscillator failure detection frequency			8		kHz	
C <sub>INX</sub>	Internal XI and XO pin capacitance			1		pF	
C <sub>EX</sub>	External XI and XO pin PCB capacitance			1		pF	
OA <sub>XT</sub>	XT Oscillation Allowance	At 25°C using a 32.768 kHz crystal	270	320		kΩ	
F <sub>RCC</sub>	Calibrated RC Oscillator Frequency <sup>(1)</sup>	Factory Calibrated at 25°C, VCC = 2.8V		128		Hz	
F <sub>RCU</sub>	Uncalibrated RC Oscillator Frequency	Calibration Disabled (OFF-SETR = 0)	89	122	220	Hz	
JRCCC	RC Oscillator cycle-to-cycle	Calibration Disabled (OFF-SETR = 0) – 128 Hz		2000		ppm	
RCCC	jitter	Calibration Disabled (OFF-SETR = 0) – 1 Hz		500		ррш	
A <sub>XT</sub>	XT mode digital calibration accuracy <sup>(1)</sup>	Calibrated at an initial temperature and voltage	-2		2	ppm	
		24 hour run time		35			
Λ	Autocalibration mode timing accuracy, 512 second period,	1 week run time		20			
A <sub>AC</sub>	$T_A = -10^{\circ}C \text{ to } 60^{\circ}C^{(1)}$	1 month run time		10		ppm	
		1 year run time		3			
T <sub>AC</sub>	Autocalibration mode operating temperature <sup>(2)</sup>		-10		60	°C	

<sup>(1)</sup> Timing accuracy is specified at 25°C after digital calibration of the internal RC oscillator and 32.768 kHz crystal. A typical 32.768 kHz tuning fork crystal has a negative temperature coefficient with a parabolic frequency deviation, which can result in a change of up to 150 ppm across the entire operating temperature range of -40°C to 85°C in XT mode. Autocalibration mode timing accuracy is specified relative to XT mode timing accuracy from -10°C to 60°C.

<sup>(2)</sup> Outside of this temperature range, the RC oscillator frequency change due to temperature may be outside of the allowable RC digital calibration range (+/-12%) for autocalibration mode. When this happens, an autocalibration failure will occur and the ACF interrupt flag is set. The AB18XX should be switched to use the XT oscillator as its clock source when this occurs. Please see the Autocalibration Fail section for more details.

ABRACON CORPORATION	AB18XX Real-Time Clock with Power Management Family	RoHS Compliant
Date of Issue: November 7, 2013	3.0 x 3.0 mm	ESD Sensitive
Page 15 of 37	Abracon Drawing #453568	Revision : A

Figure 4 shows the typical calibrated RC oscillator frequency variation vs. temperature. RC oscillator calibrated at 2.8V,  $25^{\circ}C$ .




Figure 4. Calibrated RC Oscillator Typical Frequency Variation vs. Temperature

Figure 5 shows the typical uncalibrated RC oscillator frequency variation vs. temperature.





Figure 5. Uncalibrated RC Oscillator Typical Frequency Variation vs. Temperature



# 5.5 V<sub>CC</sub> Supply Current

Table 8 lists the current supplied into the VCC power input under various conditions.



For Table 8,  $T_A$  = -40 °C to 85 °C, VBAT = 0 V to 3.6 V TYP values at 25 °C, MAX values at 85 °C, VCC Power state

Table 8: V<sub>CC</sub> Supply Current

SYMBOL	PARAMETER	TEST CONDITIONS	vcc	MIN	TYP	MAX	UNIT
I <sub>VCC:I2C</sub>	V <sub>CC</sub> supply current during I <sup>2</sup> C	400kHz bus speed, 2.2k pull-up	3.0V		6	10	μA
1000:120	burst read/write	resistors on SCL/SDA <sup>(1)</sup>	ourst read/write resistors on SCL/SDA <sup>(1)</sup> 1.8V		1.5	3	μΑ
I <sub>VCC:SPIW</sub>	V <sub>CC</sub> supply current during SPI	2 MI I - hus and (2)	3.0V		8	12	μA
'VCC:SPIW	burst write 2 MHz bus speed (2) 1.8V	1.8V		4	6	μΛ	
I <sub>VCC:SPIR</sub>	V <sub>CC</sub> supply current during SPI	2 MHz bus speed <sup>(2)</sup>	3.0V		23	37	μA
VCC:SPIR	burst read		1.8V		13	21	μΛ
I <sub>VCC:XT</sub>	V <sub>CC</sub> supply current in XT oscillator mode	oscil- Time keeping mode with XT	3.0V		55	330	nA
WCC:X1		lator mode oscillator running <sup>(3)</sup> 1.8	oscillator running <sup>(3)</sup>	1.8V		51	290
	V <sub>CC</sub> supply current in RC oscil-	Time keeping mode with only	3.0V		14	220	
I <sub>VCC:RC</sub>	tor mode	the RC oscillator running (XT oscillator is off) <sup>(3)</sup>	1.8V		11	170	nA
	Average V <sub>CC</sub> supply current in	Time keeping mode with only	3.0V		22	235	
I <sub>VCC:ACAL</sub>	Autocalibrated RC oscillator mode	RC oscillator running and Auto- calibration enabled. ACP = 512 seconds <sup>(3)</sup>	1.8V		18	190	nA
	Additional V <sub>CC</sub> supply current	Time keeping mode with XT	3.0V		3.6	8	
I <sub>VCC:CK32</sub>	with CLKOUT at 32.786 kHz oscillator running, 32.786 kHz square wave on CLKOUT <sup>(4)</sup>	1.8V		2.2	5	μA	
I <sub>VCC:CK128</sub>	Additional V <sub>CC</sub> supply current	All time keeping modes, 128 Hz	3.0V		7	35	nA
-VOU.UN 128	with CLKOUT at 128 Hz	square wave on CLKOUT <sup>(4)</sup>	1.8V		2.5	20	11/1

<sup>(1)</sup> Excluding external peripherals and pull-up resistor current. All other inputs (besides SDA and SCL) are at 0V or V<sub>CC</sub>. AB180X only. Test conditions: Continuous burst read/write, 0x55 data pattern, 25 μs between each data byte, 20 pF load on each bus pin.

 $<sup>^{(2)}</sup>$ Excluding external peripheral current. All other inputs (besides SDI, nCE and SCL) are at 0V or V<sub>CC</sub>. AB181X only. Test conditions: Continuous burst write, 0x55 data pattern, 25  $\mu$ s between each data byte, 20 pF load on each bus pin.

 $<sup>^{(3)}</sup>$ All inputs and outputs are at 0 V or  $V_{CC}$ .

 $<sup>^{(4)}</sup>$ All inputs and outputs except CLKOUT are at 0 V or V $_{\rm CC}$ . 15 pF capacitive load on CLKOUT.

ABRACON CORPORATION	AB18XX Real-Time Clock with Power Management Family	RoHS Compliant
Date of Issue: November 7, 2013	3.0 x 3.0 mm	ESD Sensitive
Page 17 of 37	Abracon Drawing #453568	Revision : A

Figure 6 shows the typical VCC power state operating current vs. temperature in XT mode.




Figure 6. Typical VCC Current vs. Temperature in XT Mode

Figure 7 shows the typical VCC power state operating current vs. temperature in RC mode.




Figure 7. Typical VCC Current vs. Temperature in RC Mode

ABRACON CORPORATION	AB18XX Real-Time Clock with Power Management Family	RoHS Compliant
Date of Issue: November 7, 2013	3.0 x 3.0 mm	ESD Sensitive
Page 18 of 37	Abracon Drawing #453568	Revision : A

Figure 8 shows the typical VCC power state operating current vs. temperature in RC Autocalibration mode.




Figure 8. Typical VCC Current vs. Temperature in RC Autocalibration Mode

Figure 9 shows the typical VCC power state operating current vs. voltage for XT Oscillator and RC Oscillator modes and the average current in RC Autocalibrated mode.




Figure 9. Typical VCC Current vs. Voltage, Different Modes of Operation

ABRACON CORPORATION	AB18XX Real-Time Clock with Power Management Family	RoHS Compliant
Date of Issue: November 7, 2013	3.0 x 3.0 mm	ESD Sensitive
Page 19 of 37	Abracon Drawing #453568	Revision : A

Figure 10 shows the typical VCC power state operating current during continuous I $^2$ C and SPI burst read and write activity. Test conditions:  $T_A$  = 25 °C, 0x55 data pattern, 25  $\mu$ s between each data byte, 20 pF load on each bus pin, pull-up resistor current not included.




Figure 10. Typical VCC Current vs. Voltage, I<sup>2</sup>C and SPI Burst Read/Write

ABRACON CORPORATION	AB18XX Real-Time Clock with Power Management Family	RoHS Compliant
Date of Issue: November 7, 2013	3.0 x 3.0 mm	ESD Sensitive
Page 20 of 37	Abracon Drawing #453568	Revision : A

Figure 11 shows the typical VCC power state operating current with a 32.768 kHz clock output on the CLKOUT pin. Test conditions:  $T_A$  = 25 °C, All inputs and outputs except CLKOUT are at 0 V or VCC. 15 pF capacitive load on the CLKOUT pin.




Figure 11. Typical VCC Current vs. Voltage, 32.768 kHz Clock Output

ABRACON CORPORATION	AB18XX Real-Time Clock with Power Management Family	RoHS Compliant
Date of Issue: November 7, 2013	3.0 x 3.0 mm	ESD Sensitive
Page 21 of 37	Abracon Drawing #453568	Revision : A

# 5.6 VBAT Supply Current

Table 9 lists the current supplied into the VBAT power input under various conditions.



For Table 9,  $T_A$  = -40 °C to 85 °C, TYP values at 25 °C, MAX values at 85 °C,  $V_{BAT}$  Power state.

Table 9: V<sub>BAT</sub> Supply Current

SYMBOL	PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	V <sub>BAT</sub>	MIN	TYP	MAX	UNIT		
I <sub>VBAT:XT</sub>	VBAT supply current in	Time keeping mode with	< V <sub>CCSWF</sub>	3.0V		56	330	nA		
·VBAI.XI	XT oscillator mode	XT oscillator running <sup>(1)</sup>	CCSWF	1.8V		52	290	10 (		
	VBAT supply current in	Time keeping mode with	41/	3.0V		16	220			
I <sub>VBAT:RC</sub>	RC oscillator mode	RC oscillator mode	only the RC oscillator running (XT oscillator is off) <sup>(1)</sup>		Coscillator mode	1.8V		12	170	nA
	Average VBAT supply	Time keeping mode with		3.0V		24	235			
I <sub>VBAT:ACAL</sub>	current in Autocalibrated RC oscillator mode	the RC oscillator running. Autocalibration enabled. ACP = 512 seconds <sup>(1)</sup>	< V <sub>CCSWF</sub>	1.8V		20	190	nA		
I <sub>VBAT:VCC</sub>	VBAT supply current in	V <sub>CC</sub> powered mode <sup>(1)</sup>	1.7 - 3.6 V	3.0V	-5	0.6	20	nA		
VBAI:VCC	VCC powered mode	ACC bowered illoge.	1.7 - 3.0 V	1.8V	-10	0.5	16	шА		
<sup>(1)</sup> Test co	<sup>(1)</sup> Test conditions: All inputs and outputs are at 0 V or V <sub>CC</sub> .									

Figure 12 shows the typical VBAT power state operating current vs. temperature in XT mode.




Figure 12. Typical VBAT Current vs. Temperature in XT Mode

ABRACON CORPORATION	AB18XX Real-Time Clock with Power Management Family	RoHS Compliant
Date of Issue: November 7, 2013	3.0 x 3.0 mm	ESD Sensitive
Page 22 of 37	Abracon Drawing #453568	Revision : A

Figure 13 shows the typical VBAT power state operating current vs. temperature in RC mode.




Figure 13. Typical VBAT Current vs. Temperature in RC Mode

Figure 14 shows the typical VBAT power state operating current vs. temperature in RC Autocalibration mode.




Figure 14. Typical VBAT Current vs. Temperature in RC Autocalibration Mode

ABRACON CORPORATION	AB18XX Real-Time Clock with Power Management Family	RoHS Compliant
Date of Issue: November 7, 2013	3.0 x 3.0 mm	ESD Sensitive
Page 23 of 37	Abracon Drawing #453568	Revision : A

Figure 15 shows the typical VBAT power state operating current vs. voltage for XT Oscillator and RC Oscillator modes and the average current in RC Autocalibrated mode, VCC = 0 V.




Figure 15. Typical VBAT Current vs. Voltage, Different Modes of Operation

Figure 16 shows the typical VBAT current when operating in the VCC power state, VCC = 1.7 V.





Figure 16. Typical VBAT Current vs. Voltage in VCC Power State



### 5.7 BREF Electrical Characteristics

Table 10 lists the parameters of the VBAT voltage thresholds. BREF values other than those listed in the table are not supported.



For Table 10,  $T_A$  = -20 °C to 70 °C, TYP values at 25 °C, VCC = 1.7 to 3.6V.

**Table 10: BREF Parameters** 

SYMBOL	PARAMETER	BREF	MIN	TYP	MAX	UNIT
$V_{BRF}$	VBAT falling threshold	0111	2.3	2.5	3.3	. V
		1011	1.9	2.1	2.8	
		1101	1.6	1.8	2.5	
		1111		1.4		
V <sub>BRR</sub>	VBAT rising threshold	0111	2.6	3.0	3.4	. V
		1011	2.1	2.5	2.9	
		1101	1.9	2.2	2.7	
		1111		1.6		
V <sub>BRH</sub>	VBAT threshold hysteresis	0111		0.5		. V
		1011		0.4		
		1101		0.4		
		1111		0.2		
T <sub>BR</sub>	VBAT analog comparator recommended operating temperature range	All values	-20		70	°C

## 5.8 I<sup>2</sup>C AC Electrical Characteristics

Figure 17 and Table 11 describe the I<sup>2</sup>C AC electrical parameters.

ABRACON CORPORATION	AB18XX Real-Time Clock with Power Management Family	RoHS Compliant
Date of Issue: November 7, 2013	3.0 x 3.0 mm	ESD Sensitive
Page 25 of 37	Abracon Drawing #453568	Revision : A




Figure 17. I<sup>2</sup>C AC Parameter Definitions



For Table 11,  $T_A$  = -40 °C to 85 °C, TYP values at 25 °C.

Table 11: I<sup>2</sup>C AC Electrical Parameters

SYMBOL	PARAMETER	vcc	MIN	TYP	MAX	UNIT
f <sub>SCL</sub>	SCL input clock frequency	1.7V-3.6V	10		400	kHz
t <sub>LOW</sub>	Low period of SCL clock	1.7V-3.6V	1.3			μs
t <sub>HIGH</sub>	High period of SCL clock	1.7V-3.6V	600			ns
t <sub>RISE</sub>	Rise time of SDA and SCL	1.7V-3.6V			300	ns
t <sub>FALL</sub>	Fall time of SDA and SCL	1.7V-3.6V			300	ns
t <sub>HD:STA</sub>	START condition hold time	1.7V-3.6V	600			ns
t <sub>SU:STA</sub>	START condition setup time	1.7V-3.6V	600			ns
t <sub>SU:DAT</sub>	SDA setup time	1.7V-3.6V	100			ns
t <sub>HD:DAT</sub>	SDA hold time	1.7V-3.6V	0			ns
t <sub>su:sto</sub>	STOP condition setup time	1.7V-3.6V	600			ns
t <sub>BUF</sub>	Bus free time before a new transmission	1.7V-3.6V	1.3			μs

## 5.9 SPI AC Electrical Characteristics

Figure 18, Figure 19, and Table 12 describe the SPI AC electrical parameters.