

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







## **ACPL-C799**

## Optically Isolated ±50 mV Sigma-Delta Modulator



## **Data Sheet**

### **Description**

The Avago Technologies' ACPL-C799 is a 1-bit, second-order sigma-delta  $(\Sigma$ - $\Delta)$  modulator converts an analog input signal into a high-speed data stream with galvanic isolation based on optical coupling technology. The ACPL-C799 operates from a 5V power supply with dynamic range of 77 dB with an appropriate digital filter. The differential inputs of  $\pm 50$  mV (full scale  $\pm 80$  mV) are ideal for direct connection to shunt resistors or other low-level signal sources in applications, such as motor phase current measurement.

The analog input is continuously sampled by a means of sigma-delta over-sampling using an on-board clock. The signal information is contained in the modulator data, as a density of ones with data rate of 10 MHz, and the data are encoded and transmitted across the isolation boundary where they are recovered and decoded into high-speed data stream of digital ones and zeros. The original signal information can be reconstructed with a digital filter. The serial interface for data and clock has a wide supply range of 3V to 5.5V.

Combined with superior optical coupling technology, the modulator delivers high noise margins and excellent immunity against isolation-mode transients. With 0.5 mm minimum distance through insulation (DTI), the ACPL-C799 provides reliable reinforced insulation and high working insulation voltage, which is suitable for fail-safe designs. This outstanding isolation performance is superior to alternatives including devices based on capacitive- or magnetic-coupling with DTI in micro-meter range. Offered in a Stretched SO-8 (SSO-8) package, the isolated ADC delivers the reliability, small size, superior isolation and over-temperature performance motor drive designers need to accurately measure current at much lower price compared to traditional current transducers.

### **Features**

- 10-MHz internal clock
- 1-bit, second-order sigma-delta modulator
- 16 bits resolution no missing codes (12 bits ENOB)
- 77 dB SNR typ
- 1.3 μV/°C maximum offset drift
- ±1% gain error
- Internal reference voltage
- ±50 mV linear range with single 5 V supply (±80 mV full scale)
- 3V to 5.5V wide supply range for digital interface
- -40°C to +105°C operating temperature range
- SSO-8 package
- 25 kV/µs common-mode transient immunity
- Safety and regulatory approval:
  - IEC/EN/DIN EN 60747-5-5: 1414 Vpeak working insulation voltage
  - UL 1577: 5000 Vrms/1 min isolation voltage
  - CSA: Component Acceptance Notice #5

## **Applications**


- Motor phase and rail current sensing
- Power inverter current sensing
- Industrial process control
- Data acquisition systems
- General purpose current sensing
- Traditional current transducer replacements

#### **CAUTION**

It is advised that normal static precautions be taken in handling and assembly of this component to prevent damage and/or degradation that may be induced by ESD. The components featured in this data sheet are not to be used in military or aerospace applications or environments.

## **Functional Block Diagram**

Figure 1 Functional Block Diagram



## **Pin Configurations and Descriptions**

Figure 2 Pin Configuration



**Table 1 Pin Descriptions** 

Pin No.	Symbol	Description
1	$V_{DD1}$	Supply voltage for signal input side (analog side), relative to GND1
2	$V_{IN+}$	Positive analog input, recommended input range ±50 mV
3	V <sub>IN-</sub>	Negative analog input, recommended input range ±50 mV (normally connected to GND1)
4	GND1	Supply ground for signal input side
5	GND2	Supply ground for data/clock output side (digital side)
6	MDAT	Modulator data output
7	MCLK	Modulator clock output
8	$V_{DD2}$	Supply voltage for data output side, relative to GND2

## **Ordering Information**

ACPL-C799 is UL recognized with 5000  $\rm V_{rms}/1$  minute rating per UL 1577.

#### **Table 2 Ordering Information**

Part Number	Option (RoHS Compliant)	Package	Surface Mount	Tape & Reel	IEC/EN/DIN EN 60747-5-5	Quantity
ACPL-C799	-000E	Stretched SO-8	Χ		Х	80 per tube
	-500E		Х	Х	Х	1000 per reel

To order, choose a part number from the part number column and combine with the desired option from the option column to form an order entry.

#### Example:


ACPL-C799-500E to order product of Surface Mount package in Tape and Reel packaging with IEC/EN/DIN EN 60747-5-5 Safety Approval and RoHS compliance.

Option data sheets are available. Contact your Avago sales representative or authorized distributor for information.

## **Package Outline Drawings**

### **Stretched SO-8 Package (SSO-8)**

**Figure 3 Package Dimensions** 



Dimensions in millimeters and (inches).

#### Notes:

 $\label{eq:Lead_coplanarity} \begin{subarray}{l} Lead coplanarity = 0.1 mm (0.004 inches). \\ Floating lead protrusion = 0.25 mm (10 mils) max. \\ \end{subarray}$ 

### **Recommended Pb-Free IR Profile**

Recommended reflow condition as per JEDEC Standard, J-STD-020 (latest revision). Non- Halide Flux should be used.

# **Regulatory Information**

The ACPL-C799 is approved by the following organizations:

**Table 3 Regulatory Information** 

IEC/EN/DIN EN 60747-5-5	Maximum working insulation voltage V <sub>IORM</sub> = 1414V <sub>PEAK</sub>
UL	Approval under UL 1577, component recognition program up to $V_{ISO} = 5000 V_{RMS}$ . File E55361.
CSA	Approval under CSA Component Acceptance Notice #5, File CA 88324.

### **IEC/EN/DIN EN 60747-5-5 Insulation Characteristics**

Table 4 IEC/EN/DIN EN 60747-5-5 Insulation Characteristics<sup>a</sup>

Description		Symbol	Value	Units
Installation cl	assification per DIN VDE 0110/1.89, Table 1			
	for rated mains voltage $\leq 150  V_{rms}$		I-IV	
	for rated mains voltage $\leq$ 300 $V_{rms}$		I-IV	
	for rated mains voltage $\leq$ 450 $V_{rms}$		I-IV	
	for rated mains voltage $\leq$ 600 $V_{rms}$		I-IV	
	for rated mains voltage $\leq 1000  V_{rms}$		I-III	
Climatic Class	ification		55/105/21	
Pollution Deg	ree (DIN VDE 0110/1.89)		2	
Maximum Wo	rking Insulation Voltage	V <sub>IORM</sub>	1414	$V_{peak}$
	ut Test Voltage, Method b = V <sub>PR</sub> , 100% Production Test with t <sub>m</sub> = 1 sec, Partial Discharge < 5 pC	$V_{PR}$	2652	$V_{peak}$
	ut Test Voltage, Method a V <sub>PR</sub> , Type and Sample Test, t <sub>m</sub> = 10 sec, Partial Discharge < 5 pC	$V_{PR}$	2262	$V_{peak}$
Highest Allow	vable Overvoltage (Transient Overvoltage, tini = 60 sec)	V <sub>IOTM</sub>	8000	$V_{peak}$
Safety-limitin	g values (Maximum values allowed in the event of a failure			
	Case Temperature	T <sub>S</sub>	175	°C
	Input Current <sup>b</sup>	I <sub>S,INPUT</sub>	230	mA
	Output Power <sup>b</sup>	P <sub>S,OUTPUT</sub>	600	mW
Insulation Res	isistance at T <sub>S</sub> , V <sub>IO</sub> = 500 V	R <sub>S</sub>	≥ 10 <sup>9</sup>	Ω

a. Insulation characteristics are guaranteed only within the safety maximum ratings, which must be ensured by protective circuits within the application.

## **Insulation and Safety Related Specifications**

**Table 5 Insulation and Safety Related Specifications** 

Parameter	Symbol	Value	Units	Conditions
Minimum External Air Gap (External Clearance)	L(101)	8.0	mm	Measured from input terminals to output terminals, shortest distance through air
Minimum External Tracking (External Creepage)	L(102)	8.0	mm	Measured from input terminals to output terminals, shortest distance path along body
Minimum Internal Plastic Gap (Internal Clearance)		0.5	mm	Through insulation distance, conductor to conductor, usually the direct distance between the photoemitter and photodetector inside the optocoupler cavity
Tracking Resistance (Comparative Tracking Index)	СТІ	>175	V	DIN IEC 112/VDE 0303 Part 1
Isolation Group		Illa		Material Group (DIN VDE 0110, 1/89, Table 1)

Safety-limiting parameters are dependent on ambient temperature. The Input Current, I<sub>S,INPUT</sub>, derates linearly above 25°C free-air temperature at a rate of 2.53 mA/°C; the Output Power, P<sub>S,OUTPUT</sub>, derates linearly above 25°C free-air temperature at a rate of 4 mW/°C.

## **Absolute Maximum Ratings**

#### **Table 6 Absolute Maximum Ratings**

Parameter	Symbol	Min.	Max.	Units
Storage Temperature	T <sub>S</sub>	-55	+125	°C
Ambient Operating Temperature	T <sub>A</sub>	-40	+105	°C
Supply voltage	V <sub>DD1</sub> , V <sub>DD2</sub>	-0.5	6.0	V
Steady-State Input Voltage <sup>a</sup> , b	V <sub>IN+</sub> , V <sub>IN-</sub>	-2	V <sub>DD1</sub> + 0.5	V
Two-Second Transient Input Voltage <sup>c</sup>	V <sub>IN+</sub> , V <sub>IN-</sub>	-6	V <sub>DD1</sub> + 0.5	V
Digital Output Voltages	MCLK, MDAT	-0.5	V <sub>DD2</sub> +0.5	V
Lead Solder Temperature	260°C for 10 sec.	•	•	•

- a. DC voltage of up to -2 V on the inputs does not cause latch-up or damage to the device; tested at typical operating conditions.
- b. Absolute maximum DC current on the inputs = 100 mA, no latch-up or device damage occurs.
- :. Transient voltage of 2 seconds up to -6 V on the inputs does not cause latch-up or damage to the device; tested at typical operating conditions.

## **Recommended Operating Conditions**

**Table 7 Recommended Operating Conditions** 

Parameter	Symbol	Min.	Max.	Units
Ambient Operating Temperature	T <sub>A</sub>	-40	+105	°C
V <sub>DD1</sub> Supply Voltage	V <sub>DD1</sub>	4.5	5.5	V
V <sub>DD2</sub> Supply Voltage	V <sub>DD2</sub>	3	5.5	V
Analog Input Voltage <sup>a</sup>	$V_{IN+}, V_{IN-}$	-50	+50	mV

a. Full scale signal input range ±80 mV.

## **Electrical Specifications**

Unless otherwise noted,  $T_A = -40^{\circ}\text{C}$  to  $+105^{\circ}\text{C}$ ,  $V_{DD1} = 4.5\text{V}$  to 5.5V,  $V_{DD2} = 3\text{V}$  to 5.5V,  $V_{IN+} = -50$  mV to +50 mV, and  $V_{IN-} = 0\text{V}$  (single-ended connection); tested with Sinc<sup>3</sup> filter, 256 decimation ratio.

#### **Table 8 Electrical Specifications**

Parameter	Symbol	Min.	Typ. <sup>a</sup>	Max.	Units	Test Conditions/Notes	Fig.				
STATIC CHARACTERISTICS											
Resolution		16			Bits	Decimation filter output set to 16 bits					
Integral Nonlinearity	INL	-16	±8	+16	LSB	See Definitions section					
Differential Nonlinearity	DNL	-0.9		0.9	LSB	No missing codes, guaranteed by design; see Definitions section					
Offset Error	V <sub>OS</sub>	-1.0	0.1	1.0	mV	T <sub>A</sub> = 25°C; see Definitions section	5				
Offset Drift vs. Temperature	TCV <sub>OS</sub>		0.3	1.3	μV/°C						
Offset Drift vs. V <sub>DD1</sub>			70		μV/V						
Internal Reference Voltage	$V_{REF}$		80		mV						

### **Table 8 Electrical Specifications (Continued)**

Parameter	Symbol	Min.	Typ. <sup>a</sup>	Max.	Units	Test Conditions/Notes	Fig.
Reference Voltage Tolerance	G <sub>E</sub>	-1		1	%	$T_A = 25$ °C, $V_{IN+} = -80$ mV to $+80$ mV; see Definitions section	
		-2		2	%	$T_A = -40^{\circ}\text{C to } +105^{\circ}\text{C},$ $V_{\text{IN+}} = -80 \text{ mV to } +80 \text{ mV}$	6
V <sub>REF</sub> Drift vs. Temperature	TCG <sub>E</sub>		40		ppm/°C		
V <sub>REF</sub> Drift vs. V <sub>DD1</sub>			0.1		mV/V	See note <sup>b</sup>	
ANALOG INPUTS		<u> </u>					I
Full-Scale Differential Voltage Input Range	FSR		± 80		mV	$V_{IN} = V_{IN+} - V_{IN-}$ ; see note <sup>c</sup>	
Input Bias Current	I <sub>INA</sub>		-200		μΑ	$V_{DD1} = 5V, V_{DD2} = 5V, V_{IN+} = 0 V$	7
Input Resistance	R <sub>IN</sub>		1.9		kΩ	Across V <sub>IN+</sub> or V <sub>IN-</sub> to GND1	
Input Capacitance	C <sub>INA</sub>		8		pF	Across V <sub>IN+</sub> or V <sub>IN-</sub> to GND1	
DYNAMIC CHARACTERIST	ICS		-		-1	V <sub>IN+</sub> = 100 mVpp, 1 kHz sine wave	
Signal-to-Noise Ratio	SNR	70	77		dB	$T_A = -40$ °C to +105°C; see Definitions section	8
Signal-to-(Noise + Distortion) Ratio	SNDR	64	76		dB	$T_A = -40$ °C to +105°C; see Definitions section	9
Effective Number of Bits	ENOB		12		Bits	See Definitions section	
Isolation Transient Immunity	CMR	25			kV/μs	V <sub>CM</sub> = 1 kV; see Definitions section	
DIGITAL OUTPUTS	1		•	•			•
Output High Voltage	V <sub>OH</sub>	V <sub>DD2</sub> – 0.4	V <sub>DD2</sub> – 0.2		V	I <sub>OUT</sub> = -4mA	
Output Low Voltage	V <sub>OL</sub>		0.2	0.4	V	I <sub>OUT</sub> = 4 mA	
POWER SUPPLY	<u> </u>	I				1	- I
VDD1 Supply Current	I <sub>DD1</sub>		12	17	mA	$V_{IN+} = -80 \text{ mV to } +80 \text{ mV}$	10
VDD2 Supply Current	I <sub>DD2</sub>		5	6	mA		11

a. All Typical values are at  $T_A = 25$ °C,  $V_{DD1} = 5$  V,  $V_{DD2} = 5$  V.

b.  $V_{REF}$  Drift vs.  $V_{DD1}$  can be expressed as -0.125%/V with reference to  $V_{REF}$ .

c. Beyond the full-scale input range the data output is either all zeroes or all ones.

## **Timing Specifications**


Unless otherwise noted,  $T_A = -40$ °C to +105°C,  $V_{DD1} = 4.5$ V to 5.5V,  $V_{DD2} = 3$ V to 5.5V.

#### **Table 9 Timing Specifications**

Parameter	Symbol	Min.	Typ. <sup>a</sup>	Max.	Units	Test Conditions/Notes	Fig.
Modulator Clock Output Frequency	f <sub>MCLK</sub>	9	10	11	MHz	C <sub>L</sub> = 15 pF, Clock duty cycle 40% to 65%	
Modulator Clock Rising Time	tr		5			C <sub>L</sub> = 15 pF	
Modulator Clock Falling Time	tf		5			C <sub>L</sub> = 15 pF	
Data Setup Time Before MCLK Rising Edge	t <sub>S</sub>	55	75		ns	C <sub>L</sub> = 15 pF	
Data Hold Time After MCLK Rising Edge	t <sub>H</sub>	10			ns	C <sub>L</sub> = 15 pF	

a. All Typical values are at  $T_A = 25$ °C,  $V_{DD1} = 5V$ ,  $V_{DD2} = 5V$ .

#### **Figure 4 Data Timing**



## **Package Characteristics**

Unless otherwise noted,  $T_A = -40$ °C to +105°C,  $V_{DD1} = 4.5$ V to 5.5V,  $V_{DD2} = 3$ V to 5.5V.

#### **Table 10 Package Characteristics**

Parameter	Symbol	Min.	Typ.[1]	Max.	Units	Test Conditions/Notes	Note
Input-Output Momentary Withstand Voltage	$V_{ISO}$	5000			$V_{rms}$	RH $\leq$ 50%, t = 1 min; T <sub>A</sub> = 25°C	a b
Input-Output Resistance	R <sub>I-O</sub>		>10 <sup>12</sup>		Ω	$V_{I-O} = 500 \text{ Vdc}$	С
Input-Output Capacitance	C <sub>I-O</sub>		0.5		pF	f = 1 MHz	С

In accordance with UL 1577, each optocoupler is proof tested by applying an insulation test voltage ≥ 6000 V<sub>rms</sub> for 1 second (leakage detection current limit, I<sub>I-O</sub> ≤ 5 μA). This test is performed before the 100% production test for partial discharge (method b) shown in IEC/EN/DIN EN 60747-5-5 Insulation Characteristic Table.

b. The Input-Output Momentary Withstand Voltage is a dielectric voltage rating that should not be interpreted as an input-output continuous voltage rating. For the continuous voltage rating, refer to the IEC/EN/DIN EN 60747-5-5 insulation characteristics table and your equipment level safety specification.

c. This is a two-terminal measurement: pins 1–4 are shorted together and pins 5–8 are shorted together.

## **Typical Performance Plots**

Unless otherwise noted,  $T_A = 25$ °C,  $V_{DD1} = 5V$ ,  $V_{DD2} = 5V$ ,  $V_{IN+} = -50$  mV to +50 mV, and  $V_{IN-} = 0V$ , with Sinc<sup>3</sup> filter, 256 decimation ratio.

Figure 5 Offset Change vs. Temperature




Figure 7 Input Current vs. Input Voltage




Figure 9 SNDR vs. Temperature




Figure 6 V<sub>REF</sub> Change vs. Temperature




Figure 8 SNR vs. Temperature




Figure 10  $\,I_{DD1}$  vs.  $V_{IN}$  DC Input at Various Temperatures





Figure 11  $I_{DD2}$  ( $V_{DD2} = 5V$ ) vs.  $V_{IN}$  DC Input at Various Temperatures



### **Definitions**

### **Integral Nonlinearity (INL)**

INL is the maximum deviation of a transfer curve from a straight line passing through the endpoints of the ADC transfer function, with offset and gain errors adjusted out.

### **Differential Nonlinearity (DNL)**

DNL is the deviation of an actual code width from the ideal value of 1 LSB between any two adjacent codes in the ADC transfer curve. DNL is a critical specification in closed-loop applications. A DNL error of less than  $\pm 1$  LSB guarantees no missing codes and a monotonic transfer function.


#### **Offset Error**

Offset error is the deviation of the actual input voltage corresponding to the mid-scale code (32,768 for a 16-bit system with an unsigned decimation filter) from 0 V. Offset error can be corrected by software or hardware.

#### **Gain Error (Full-Scale Error)**

Gain error includes positive full-scale gain error and negative full-scale gain error. Positive full-scale gain error is the deviation of the actual input voltage corresponding to positive full-scale code (65,535 for a 16-bit system) from the ideal differential input voltage ( $V_{\text{IN+}} - V_{\text{IN-}} = +80 \text{ mV}$ ), with offset error adjusted out. Negative full-scale gain error is the deviation of the actual input voltage corresponding to negative full-scale code (0 for a 16-bit system) from the ideal differential input voltage ( $V_{\text{IN+}} - V_{\text{IN-}} = -80 \text{ mV}$ ), with offset

Figure 12 Clock Frequency vs. Temperature for Various V<sub>DD1</sub>



error adjusted out. Gain error includes reference error. Gain error can be corrected by software or hardware.

### Signal-to-Noise Ratio (SNR)

The SNR is the measured ratio of AC signal power to noise power below half of the sampling frequency. The noise power excludes harmonic signals and DC.

### Signal-to-(Noise + Distortion) Ratio (SNDR)

The SNDR is the measured ratio of AC signal power to noise plus distortion power at the output of the ADC. The signal power is the rms amplitude of the fundamental input signal. Noise plus distortion power is the rms sum of all non-fundamental signals up to half the sampling frequency (excluding DC).

#### **Effective Number of Bits (ENOB)**

The ENOB determines the effective resolution of an ADC, expressed in bits, defined by

ENOB = (SNDR - 1.76) / 6.02

#### **Isolation Transient Immunity (CMR)**


The isolation transient immunity (also known as Common-Mode Rejection or CMR) specifies the minimum rate-of-rise/fall of a common-mode signal applied across the isolation boundary beyond which the modulator clock or data is corrupted.

### **Application Information**

### **Typical Application Circuit**

Figure 13 shows a typical application circuit for motor control phase current sensing. By choosing the appropriate shunt resistance, a wide range of current can be monitored, from less than 1A to more than 100A.


Figure 13 Typical Application Circuit In Motor Phase Current Sensing



### **Shunt Resistors**

The current-sensing shunt resistor should have low resistance (to minimize power dissipation), low inductance (to minimize di/dt induced voltage spikes which could adversely affect operation), and reasonable tolerance (to maintain overall circuit accuracy). Choosing a particular value for the shunt is usually a compromise between minimizing power dissipation and maximizing accuracy. Smaller shunt resistances decrease power dissipation, while larger shunt resistances can improve circuit accuracy by utilizing the full input range of the isolated modulator.

Figure 14 Motor Output Horsepower vs. Motor Phase Current and Supply



The first step in selecting a shunt is determining how much current the shunt will be sensing. The graph in Figure 14 shows the RMS current in each phase of a three-phase induction motor as a function of average motor output power (in horsepower, hp) and motor drive supply voltage. The maximum value of the shunt is determined by the current being measured and the maximum recommended input voltage of the isolated modulator. The maximum shunt resistance can be calculated by taking the maximum recommended input voltage and dividing by the peak current that the shunt should see during normal operation. For example, if a motor will have a maximum RMS current of 70  $A_{rms}$  and can experience up to 50% overloads during normal operation, then the peak current is 150A (=  $70 \times 1.414 \times 1.5$ ). Assuming a maximum input voltage of 50 mV without overload condition, the maximum value of shunt resistance in this case would be about 0.5 m $\Omega$ . Under overload conditions, the maximum input voltage will then be 75 mV (150A × 0.5 m $\Omega$ ), well within the  $\pm 80$  mV FSR.

The maximum average power dissipation in the shunt can also be easily calculated by multiplying the shunt resistance times the square of the maximum RMS current, which is about 2.45W in the previous example.

If the power dissipation in the shunt is too high, the resistance of the shunt can be decreased below the maximum value to decrease power dissipation. The minimum value of the shunt is limited by precision and accuracy requirements of the design. As the shunt value is reduced, the output voltage across the shunt is also reduced, which means that the offset and noise, which are fixed, become a larger percentage of the signal amplitude. The selected value of the shunt will fall somewhere between the minimum and maximum values, depending on the particular requirements of a specific design.

When sensing currents large enough to cause significant heating of the shunt, the temperature coefficient (tempco) of the shunt can introduce nonlinearity due to the signal dependent temperature rise of the shunt. The effect increases as the shunt-to-ambient thermal resistance increases. This effect can be minimized either by reducing the thermal resistance of the shunt or by using a shunt with a lower tempco. Lowering the thermal resistance can be accomplished by repositioning the shunt on the PC board, by using larger PC board traces to carry away more heat, or by using a heat sink.

For a two-terminal shunt, as the value of shunt resistance decreases, the resistance of the leads becomes a significant percentage of the total shunt resistance. This has two primary effects on shunt accuracy. First, the effective resistance of the shunt can become dependent on factors such as how long the leads are, how they are bent, how far they are inserted into the board, and how far solder wicks up the lead during assembly (these issues will be discussed in more detail shortly). Secondly, the leads are typically made from a material such as copper, which has a much higher tempco than the material from which the resistive element itself is made, resulting in a higher tempco for the shunt overall. Both of these effects are eliminated when a four-terminal shunt is used. A four-terminal shunt has two additional terminals that are Kelvin-connected directly across the resistive element itself; these two terminals are used to monitor the voltage across the resistive element while the other two terminals are used to carry the load current. Because of the Kelvin connection, any voltage drops across the leads carrying the load current should have no impact on the measured voltage.

Several two-terminal and four-terminal surface mount type shunt resistors from various suppliers suitable for sensing currents in motor drives up to 70 Arms (71 hp or 53 kW) are shown as examples in Table 11.

Table 11 Example of Two-Terminal and Four Terminal Shunt Resistors for Motor Drives up to 70 Arms

Manufacturer/Shunt Resistor Part Number	Shunt Resistor Type	Shunt Resistance	Maximum RMS Current	Motor Power Range 120Vac–440Vac		
	туре	mΩ	Α	hp	kW	
KOA/CSR series	Four-terminal	5	7	1.8-6.7	1.4–5	
Isabellenhütte/BVS series	Two-terminal					
Vishay/WSL4026 series	Four-terminal	2	17	4–17	3–13	
Isabellenhütte/BVE series	Two-terminal					
KOA/PSG4 series	Four-terminal	1	35	9–36	7–27	
KOA/PSB series	Two-terminal					
Isabellenhütte/BVR series	Four-terminal	0.5	70	19–72	14–54	
KOA/PSJ2 series	Two-terminal					

When laying out a PC board for the shunts, a couple of points should be kept in mind. The Kelvin connections to the shunt should be brought together under the body of the shunt and then run very close to each other to the input of the isolated modulator; this minimizes the loop area of the connection and reduces the possibility of stray magnetic fields from interfering with the measured signal. If the shunt is not located on the same PC board as the isolated modulator circuit, a tightly twisted pair of wires can accomplish the same thing.

Also, multiple layers of the PC board can be used to increase current carrying capacity. Numerous plated-through vias should surround each non-Kelvin terminal of the shunt to help distribute the current between the layers of the PC board. The PC board should use 2-oz. or 4-oz. copper for the layers, resulting in a current carrying capacity in excess of 20A. Making the current carrying traces on the PC board fairly large can also improve the shunt's power dissipation capability by acting as a heat sink. Liberal use of vias where the load current enters and exits the PC board is also recommended.


#### **Shunt Connections**

The recommended method for connecting the isolated modulator to the shunt resistor is shown in Figure 13.  $V_{IN+}$  of the ACPL-C799 is connected to the positive terminal of the shunt resistor, while  $V_{IN-}$  is shorted to GND1, with the power-supply return path functioning as the sense line to the negative terminal of the current shunt. This allows a single pair of wires or PC board traces to connect the isolated modulator circuit to the shunt resistor. By referencing the input circuit to the negative side of the sense resistor, any load current induced noise transients on the shunt are seen as a common-mode signal and will not interfere with the current-sense signal. This is important because the large load currents flowing through the motor drive, along with the parasitic inductances inherent in the wiring of the circuit, can generate both noise spikes and offsets that are relatively large compared to the small voltages that are being measured across the current shunt.

If the same power supply is used both for the gate drive circuit and for the current sensing circuit, it is very important that the connection from GND1 of the isolated modulator to the sense resistor be the only return path for supply current to the gate drive power supply in order to eliminate potential ground loop problems. The only direct connection between the isolated modulator circuit and the gate drive circuit should be the positive power supply line.

In some applications, however, supply currents flowing through the power-supply return path may cause offset or noise problems. In this case, better performance may be obtained by connecting  $V_{\text{IN}+}$  and  $V_{\text{IN}-}$  directly across the shunt resistor with two conductors, and connecting GND1 to the shunt resistor with a third conductor for the power-supply return path, as shown in Figure 15. The input currents induced by the common-mode of the fully differential amplifier on both of the pins are balanced on the filter resistors, R2a and R2b, and cancelled out each other. Any noise induced on one pin will be coupled to the other pin by the capacitor C2 and creates only common mode noise which is rejected by the device. When connected this way, both input pins should be bypassed. To minimize electromagnetic interference of the sense signal, all of the conductors (whether two or three are used) connecting the isolated modulator to the sense resistor should be either twisted pair wire or closely spaced traces on a PC board.

**Figure 15 Schematic for Three Conductor Shunt Connection** 



The resistors R2 in Figure 13 or R2a and R2b in Figure 15, which are in series with the input leads form a low pass anti-aliasing filter with the input bypass capacitor C2. These resistors perform another important function as well; to dampen any ringing which might present in the circuit formed by the shunt, the input bypass capacitor, and the inductance of wires or traces connecting the two. Undamped ringing of the input circuit near the input sampling frequency can alias into the baseband producing what might appear to be noise at the output of the device.

### **Analog Input**

The ACPL-C799 front-end contains a fully-differential amplifier followed by a sigma-delta modulator. The fully-differential analog inputs accept signals of  $\pm 50$  mV (full scale  $\pm 80$  mV), which is ideal for direction connection to shunt-based current sensing or other low-level signal sources applications such as motor phase current measurements. Users are able to use higher input range, for example  $\pm 75$  mV, as long as within full-scale range ( $\pm 80$  mV), for purpose of over-current or overload detection.

### **Latch-up Consideration**

Latch-up risk of CMOS devices needs careful consideration, especially in applications with direct connection to signal source that is subject to frequent transient noise. The analog input structure of the ACPL-C799 is designed to be resilient to transients and surges, which are often encountered in highly noisy application environments such as motor drive and other power inverter systems. Other situations could cause transient voltages to the inputs include short circuit and overload conditions. The ACPL-C799 is tested with DC voltage of up to –2V and 2-second transient voltage of up to –6V to the analog inputs with no latch-up or damage to the device.

### **Modulator Data Output and Digital Filter**

Input signal information is contained in the modulator output data stream, represented by the density of ones and zeros. The density of ones is proportional to the input signal voltage, as shown in Figure 16. A differential input signal of 0 V ideally produces a data stream of ones and zeros in equal densities. A differential input of –50 mV corresponds to 18.75% density of ones, and a differential input of +50 mV is represented by 81.25% density of ones in the data stream. A differential input of +80 mV or higher results in ideally all ones in the data stream, while input of –80 mV or lower will result in all zeros ideally. Table 12 shows this relationship.

Figure 16 Modulator Output vs. Analog Input




Table 12 Input Voltage with Ideal Corresponding Density of 1s at Modulator Data Output, and ADC Code

Analog Input	Voltage Input	Density of 1s	ADC Code (16-bit unsigned decimation)
+Full-Scale	+80 mV	100%	65,535
+Recommended Input Range	+50 mV	81.25%	53,248
Zero	0 mV	50%	32,768
-Recommended Input Range	–50 mV	18.75%	12,288
–Full-Scale	-80 mV	0%	0

#### **NOTE**

- 1. With bipolar offset binary coding scheme, the digital code begins with digital 0 at -FS input and increases proportionally to the analog input until the full-scale code is reached at the +FS input. The zero crossing occurs at the mid-scale input.
- 2. Ideal density of 1s at modulator data output can be calculated with  $V_{IN}/160 \text{ mV} + 50\%$ ; similarly, the ADC code can be calculated with  $(V_{IN}/160 \text{ mV}) \times 65,536 + 32,768$ , assuming a 16-bit unsigned decimation filter.

A digital filter converts the single-bit data stream from the modulator into a multi-bit output word similar to the digital output of a conventional A/D converter. With this conversion, the data rate of the word output is also reduced (decimation). A Sinc<sup>3</sup> filter is recommended to work together with the ACPL-C799. With 256 decimation ratio and 16-bit word settings, the output data rate is 39 kHz (= 10 MHz/256). This filter can be implemented in an ASIC, an FPGA or a DSP. Some of the ADC codes with corresponding input voltages are shown in Table 12.

### **Power Supplies and Bypassing**

As shown in Figure 13, a floating power supply (which in many applications could be the same supply that is used to drive the high-side power transistor) is regulated to 5V using a simple zener diode (D1); the value of resistor R1 should be chosen to ensure sufficient current can be supplied from the existing floating supply. The voltage from the current sensing resistor or shunt (R<sub>SENSE</sub>) is applied to the input of the ACPL-C799 through an RC anti-aliasing filter (R2 and C2). And finally, a clock is connected to the ACPL-C799 and data are connected to the digital filter. Although the application circuit is relatively simple, a few recommendations should be followed to ensure optimal performance.

The power supply for the isolated modulator is most often obtained from the same supply used to power the power transistor gate drive circuit. If a dedicated supply is required, in many cases it is possible to add an additional winding on an existing transformer. Otherwise, some sort of simple isolated supply can be used, such as a line powered transformer or a high-frequency DC-DC converter.

An inexpensive three terminal regulator can also be used to reduce the floating supply voltage to 5 V. To help attenuate high-frequency power supply noise or ripple, a resistor or inductor can be used in series with the input of the regulator to form a low-pass filter with the regulator's input bypass capacitor.

As shown in Figure 13, bypass capacitors (C1a, C1b, and C3a) should be located as close as possible to the input and output power-supply pins of the isolated modulator. The bypass capacitors are required because of the high-speed digital nature of the signals inside the isolated modulator. For better filtering, additional 1  $\mu$ F-10  $\mu$ F capacitors, C3b, can be used.

As for the input bypass capacitor C2, it also forms part of the anti-aliasing filter as mentioned earlier, and is recommended to prevent high frequency noise from aliasing down to lower frequencies and interfering with the input signal.

### **PC Board Layout**

The design of the printed circuit board (PCB) should follow good layout practices, such as keeping bypass capacitors close to the supply pins, keeping output signals away from input signals, the use of ground and power planes, and so on. In addition, the layout of the PCB can also affect the isolation transient immunity (CMR) of the isolated modulator, due primarily to stray capacitive coupling between the input and the output circuits. To obtain optimal CMR performance, the layout of the PC board should minimize any stray coupling by maintaining the maximum possible distance between the input and output sides of the circuit and ensuring that any ground or power plane on the PC board does not pass directly below or extend much wider than the body of the isolated modulator.

For product information and a complete list of distributors, please go to our web site: www.broadcom.com.

Broadcom, the pulse logo, Connecting everything, Avago Technologies, and the A logo are among the trademarks of Broadcom in the United States, certain other countries and/or the EU.

Copyright © 2016 Broadcom. All Rights Reserved.

The term "Broadcom" refers to Broadcom Limited and/or its subsidiaries. For more information, please visit www.broadcom.com.

Broadcom reserves the right to make changes without further notice to any products or data herein to improve reliability, function, or design.

Information furnished by Broadcom is believed to be accurate and reliable. However, Broadcom does not assume any liability arising out of the application or use of this information, nor the application or use of any product or circuit described herein, neither does it convey any license under its patent rights nor the rights of others.

pub-005830 - October 28, 2016



