# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





ACT5830

Rev 3, 21-Aug-13

### **Twelve Channel PMU for Mobile Phones**

## FEATURES

- Multiple Patents Pending
- 350mA, PWM Step-Down DC/DC Converter
- Eight I<sup>2</sup>C-Programmable, Low Noise LDOs - Three Optimized for RF Section Power
  - Five Optimized for BB Section Power
- Li+ Battery Charger with Integrated MOSFET
  - Charger Current Monitor Output (VICHG)
  - Charger ON/OFF Control Pin
- Two N-channel Open Drain Switches
- Minimal External Components
- I<sup>2</sup>C<sup>™</sup> Serial Interface
   Configurable Operating Modes
- AC-OK and RESET Outputs
- 5×5mm, Thin-QFN (TQFN55-40) Package
  - Only 0.75mm Height
  - RoHS Compliant

## **APPLICATIONS**

GSM or CDMA Mobile Phones


SYSTEM BLOCK DIAGRAM

## **GENERAL DESCRIPTION**

The patent-pending ACT5830 is a complete, integrated power management solution that is ideal for mid-high and mobile phones. This device integrates a linear Li+ battery charger with an internal power MOSFET, a high efficiency 350mA DC/DC converter, eight low dropout linear regulators, a reset output, and two N-Channel open drain switches, and an  $I^2C$  Serial Interface to achieve flexibility for programming LDO outputs and individual on/off control.

The charger is a complete, thermally-regulated, stand-alone single-cell linear Li+ battery charger that incorporates an internal power MOSFET for constant-current/constant-voltage control. The charger includes a variety of value-added features, and it is programmable via the I<sup>2</sup>C-Interface to control charging current, termination voltage, along with safety features and operation modes.

The ACT5830 is available in a compact 5mm x 5mm 40-pin Thin-QFN package that is just 0.75mm thin.








# TABLE OF CONTENTS

GENERAL INFORMATION	P. 01
Functional Block Diagram	p. 03
Ordering Information	p. 04
Pin Configuration	p. 04
Pin Descriptions	p. 05
Absolute Maximum Ratings	p. 07
SYSTEM MANAGEMENT	P. 08
Electrical Characteristics	
I <sup>2</sup> C Interface Electrical Characteristics	
System Management Register Descriptions	
Functional Descriptions	
STEP-DOWN DC/DC CONVERTER	
Electrical Characteristics	
Register Descriptions	•
Typical Performance Characteristics	
Functional Description	
LOW-DROPOUT LINEAR REGULATORS	D 10
	F. IJ
Register Descriptions	p. 19
Register Descriptions	p. 19 p. 23
Register Descriptions Typical Performance Characteristics	p. 19 p. 23 p. 24
Register Descriptions Typical Performance Characteristics Functional Description	p. 19 p. 23 p. 24 p. 25
Register Descriptions Typical Performance Characteristics Functional Description LDO1 LDO2 LDO3	p. 19 p. 23 p. 24 p. 25 p. 26 p. 27
Register Descriptions Typical Performance Characteristics Functional Description LDO1 LDO2. LDO3 LDO4.	p. 19 p. 23 p. 24 p. 25 p. 26 p. 27 p. 28
Register Descriptions Typical Performance Characteristics Functional Description LDO1 LDO2. LDO3. LDO4. LDO4. LDO5.	p. 19 p. 23 p. 24 p. 25 p. 26 p. 27 p. 28 p. 29
Register Descriptions Typical Performance Characteristics Functional Description LDO1. LDO2. LDO3. LDO4. LDO5. LDO6.	p. 19 p. 23 p. 24 p. 25 p. 26 p. 27 p. 28 p. 29 p. 30
Register Descriptions Typical Performance Characteristics Functional Description LDO1. LDO2. LDO3. LDO4. LDO5. LDO6. LDO7.	p. 19 p. 23 p. 24 p. 25 p. 26 p. 27 p. 28 p. 29 p. 30 p. 31
Register Descriptions Typical Performance Characteristics Functional Description LDO1. LDO2. LDO3. LDO4. LDO5. LDO6.	p. 19 p. 23 p. 24 p. 25 p. 26 p. 27 p. 28 p. 29 p. 30 p. 31
Register Descriptions Typical Performance Characteristics Functional Description LDO1. LDO2. LDO3. LDO4. LDO5. LDO6. LDO7.	p. 19 p. 23 p. 24 p. 25 p. 26 p. 27 p. 27 p. 28 p. 29 p. 30 p. 31 p. 32
Register Descriptions Typical Performance Characteristics Functional Description LDO1 LDO2 LDO3 LDO4 LDO5 LDO6 LDO6 LDO7 LDO8	p. 19 p. 23 p. 24 p. 25 p. 26 p. 26 p. 27 p. 28 p. 29 p. 30 p. 31 p. 32 <b>P. 33</b>
Register Descriptions Typical Performance Characteristics Functional Description LD01 LD02. LD03 LD04 LD05 LD06 LD06 LD07 LD08 SINGLE-CELL Li+ BATTERY CHARGER (CHGR) Electrical Characteristics Li+ Battery Charger Register Descriptions	p. 19 p. 23 p. 24 p. 25 p. 26 p. 26 p. 27 p. 28 p. 29 p. 30 p. 31 p. 32 <b>P. 33</b> p. 33 p. 35
Register Descriptions Typical Performance Characteristics Functional Description LDO1 LDO2 LDO3 LDO4 LDO5 LDO6 LDO7 LDO8 SINGLE-CELL Li+ BATTERY CHARGER (CHGR) Electrical Characteristics Li+ Battery Charger Register Descriptions Typical Performance Characteristics	p. 19 p. 23 p. 24 p. 25 p. 26 p. 27 p. 28 p. 29 p. 30 p. 31 p. 32 <b></b>
Register Descriptions Typical Performance Characteristics Functional Description LD01 LD02. LD03 LD04 LD05 LD06 LD06 LD07 LD08 SINGLE-CELL Li+ BATTERY CHARGER (CHGR) Electrical Characteristics Li+ Battery Charger Register Descriptions	p. 19 p. 23 p. 24 p. 25 p. 26 p. 27 p. 28 p. 29 p. 30 p. 31 p. 32 <b></b>





# FUNCTIONAL BLOCK DIAGRAM






## **ORDERING INFORMATION®®**

PART NUMBER	V <sub>BUCK</sub>	V <sub>LDO1</sub>	V <sub>LDO2</sub>	V <sub>LDO3</sub>	$V_{LDO4}$	$V_{LDO5}$	V <sub>LDO6</sub>	V <sub>ldo7</sub>	V <sub>LDO8</sub>	I <sub>CHARGER</sub>	PACKAGE	PINS	TEMPERATURE RANGE
ACT5830QJ1CF-T	1.2V	3.0V	1.8V	3.0V	3.0V	3.0V	3.0V	1.8V	3.3V	0.45A	TQFN55-40	40	-40°C to +85°C
ACT5830QJ182-T	1.2V	3.0V	1.8V	3.0V	3.0V	2.85V	2.85V	1.8V	1.5V	0.45A	TQFN55-40	40	-40°C to +85°C

①: Output voltage options detailed in this table represent standard voltage options, and are available for samples or production orders. Additional output voltage options, as detailed in the *Output Voltage Codes* table, are available for production subject to minimum order quantities. Contact Active-Semi for more information regarding semi-custom output voltage combinations.

②: All Active-Semi components are RoHS Compliant and with Pb-free plating unless specified differently. The term Pb-free means semiconductor products that are in compliance with current RoHS (Restriction of Hazardous Substances) standards.

# **PIN CONFIGURATION**



5×5mm QFN (TQFN55-40)



# **PIN DESCRIPTIONS**

PIN	NAME	DESCRIPTION
1	CHG_IN	Battery Charge Supply Input. Connect a 1µF ceramic capacitor from CHG_IN to G.
2	BAT	Battery Charger Output. Connect this pin directly to the battery anode (+ terminal), and to IN1 and IN2 pins. Bypass with $10\mu F$ ceramic capacitor to G.
3	REF	Reference Noise Bypass. Connect a $0.01\mu F$ ceramic capacitor from REF to G. This pin is discharged to G in shutdown.
4	nRST	Active Low Reset Output. nRST asserts low for the reset timeout period of 65ms whenever the ACT5830 is first enabled. This output is internally connected to OUT1 via a $15k\Omega$ pull-up resistor.
5	IN2	Input supply to LDO2, LDO4, LDO6, and LDO8. Connect to BAT and IN1.
6	OUT4	LDO4 Output. Capable of delivering up to 100mA of output current. Output is discharged to ground with $1k\Omega$ when disabled.
7	OUT6	LDO6 Output. Capable of delivering up to 150mA of output current. Output is discharged to ground with $1k\Omega$ when disabled.
8	OUT8	LDO8 Output. Capable of delivering up to 250mA of output current. Output is discharged to ground with $1k\Omega$ when disabled.
9	OUT2	LDO2 Output. Capable of delivering up to 300mA of output current. Output is discharged to ground with $1k\Omega$ when disabled.
10	TX_EN	LDO6 Independent On/Off Control. Drive to a logic high for normal operation, and to a logic low to disable.
11	TCXO_EN	LDO4 Independent On/Off Control. Drive to a logic high for normal operation, and to a logic low to disable.
12	SDA	Data Input for I <sup>2</sup> C Serial Interface. Data is read on the rising edge of the clock.
13	SCL	Clock Input for I <sup>2</sup> C Serial Interface. Data is read on the rising edge of the clock.
14	ODI1	Digital Control for Open Drain N-channel Switch 1. Drive to a logic high to turn on the switch. Drive to a logic low to turn off the switch.
15	OD1	N-channel Open–Drain Output 1. State of output controlled by ODI1.
16	OD2	N-channel Open–Drain Output 2. State of output controlled by ODI2.
17	ODI2	Digital Control for Open Drain N-channel Switch 2. Drive to a logic high to turn on the switch. Drive to a logic low to turn off the switch.
18	PWR_ON	Push Button On/Off Input. Connect a push-button between this pin and BAT. There is an internal 200k $\Omega$ pull down resistor to G. See the <i>System Startup &amp; Shutdown</i> section for more information.
19	PWR_HOLD	Power Hold Input. Drive PWR_HOLD to a logic high to complete the startup sequence. Drive the pin to a logic low to disable IC. See the <i>System Startup &amp; Shutdown</i> section for more information.
20	NC	No Connect. Not internally connected.
21	RX_EN	LDO5 Independent On/Off Control. Drive to a logic high for normal operation, and to a logic low to disable.
22	OUT1	LDO1 Output. Capable of delivering up to 300mA of output current. Output is discharged to ground with $1k\Omega$ when disabled.
23	OUT7	LDO7 Output. Capable of delivering up to 250mA of output current. Output is discharged to ground with $1k\Omega$ when disabled.



# PIN DESCRIPTIONS CONT'D

PIN	NAME	DESCRIPTION
24	OUT5	LDO5 Output. Capable of delivering up to 150mA of output current. Output is discharged to ground with $1k\Omega$ when disabled.
25	OUT3	LDO3 Output. Capable of delivering up to 100mA of output current. Output is discharged to ground with $1k\Omega$ when disabled.
26	IN1	Input Supply to LDO1, LDO3, LDO5, and LDO7. Connect to BAT and IN2.
27	nON	Push-Button Active Low Open Drain Output. When PWR_ON is low, nON is open drain. When PWR_ON is high or when in shutdown, nON is asserted low. This output is internally connected to OUT1 via a $15k\Omega$ pull-up resistor.
28	G	Ground. Connect G and GP together at a single point place as close to the IC as possible.
29	HF_PWR	Hands Free Input. A high level indicates availability of hands free input. This pin is internally pulled down to G via a 200k $\Omega$ resistor. Connect to a 0.1µF capacitor to G to achieve TBDkV (typ) ESD protection.
30	VBUCK	Output Feedback Sense for REG. Connect this pin directly to the output node to connect the internal feedback network to the output voltage.
31	NC	No Connect. Not internally connected.
32	VP	Power Input for REG. Connect to BAT, IN1, and IN2. Bypass to GP with a high quality ceramic capacitor placed as close as possible to the IC.
33, 34	SW	Switching Node Output for REG. Connect this pin to the switching end of the inductor.
35	GP	Power Ground for REG. Connect G and GP together at a single point place as close to the IC as possible.
36	NC	No Connect. Not internally connected.
37	nACOK	CHG_IN Active Low Status Output. nACOK is asserted low when $V_{CHG_IN} > 4.0V$ .
38	nENCHG	Charge Enable Active Low Input. Drive low or leave floating to enable the charger. Drive high to disable the charger. This pin has an internal $200k\Omega$ pull-down resistor.
39	BATID	Battery ID pin to detect the presence of the battery. When the battery is present, the voltage at this pin is lower than 2V, otherwise, it is higher than 2V.
40	VICHG	Charge Current Monitor. The voltage at this pin is proportional to the charger current, with a gain of 2.47mV/mA. This output becomes high impedance in shutdown.
EP	EP	Exposed Pad. Must be soldered to ground on the PCB.





# **ABSOLUTE MAXIMUM RATINGS<sup>®</sup>**

PARAMETER	VALUE	UNIT
CHG_IN to G t < 1ms and duty cycle <1% Steady State	-0.3 to +7 -0.3 to +6	V V
IN1, IN2, BAT, BATID, VICHG, SCL, SDA, PWR_HOLD, nRST, PWR_ON, nON, nACOK, nENCHG, TCXO_EN, RX_EN, TX_EN, ODIx, ODx to G	-0.3 to +6	V
VP, SW, VBUCK to GP	-0.3 to +6	V
REF, HF_PWR to G	-0.3 to V <sub>BAT</sub> + 0.3	
OUT1, OUT3, OUT5, OUT7 to G	-0.3 to V <sub>IN1</sub> + 0.3	V
OUT2, OUT4, OUT6, OUT8 to G	-0.3 to V <sub>IN2</sub> + 0.3	V
GP to G	-0.3 to +0.3	V
Junction to Ambient Thermal Resistance ( $\theta_{JA}$ )	30	°C/W
RMS Power Dissipation $(T_A = 70^{\circ}C)^{\circ}$	2.7	W
Operating Junction Temperature (T <sub>J</sub> )	-40 to 150	°C
Operating Temperature Range (T <sub>A</sub> )	-40 to 85	°C
Store Temperature	-55 to 150	°C
Lead Temperature (Soldering, 10 sec)	300	°C

 $\mathbb{O}$ : Do not exceed these limits to prevent damage to the device. Exposure to absolute maximum rating conditions for long periods may affect device reliability.

O: Derate 33mW/°C above T<sub>A</sub> = 70°C.



# SYSTEM MANAGEMENT

# **ELECTRICAL CHARACTERISTICS**

(V<sub>BAT</sub> = V<sub>IN1</sub> = V<sub>IN2</sub> = 3.6V, T<sub>A</sub> =  $25^{\circ}C$ , unless otherwise specified.)

PARAMETER	TEST CONDITIONS	MIN	ΤΥΡ	MAX	UNIT
BAT Operating Voltage Range		2.6		5.5	V
BAT UVLO Threshold	BAT Voltage Rising	2.2	2.35	2.5	V
BAT UVLO Hysteresis	BAT Voltage Falling		80		mV
	BAT Rising		0.1		
BAT UVLO Delay	BAT Falling		5		ms
nRST Delay			65		ms
No Load BAT Supply Current	REG, LDO1, LDO2 and LDO3 Enabled with No Load and CHGR Disabled		0.26	0.5	mA
	REG, All LDOs Enabled and CHGR Disabled.		0.45	0.75	mA
REF Output Voltage		1.24	1.25	1.26	V
Reference PSRR	$C_{REF} = 0.01 \mu F, f = 1 k H z$		75		dB
ODx Output On Resistance	100mA Sink Current		4		Ω
ODx Output Leakage Current	V <sub>ODx</sub> = V <sub>BAT</sub>			10	μA
Logic High Input Voltage		1.4			V
Logic Low Input Voltage				0.4	V
Logic Low Output Voltage	nON, nRST, I <sub>SINK</sub> = 5mA			0.3	V
Logic Leakage Current	$V_{nON} = V_{nRST} = V_{CHG_{IN}} = 4.2V$			1	μA
Thermal Shutdown Temperature	Temperature rising		160		°C
Thermal Shutdown Hysteresis	Temperature falling		20		°C




## SYSTEM MANAGEMENT

# I<sup>2</sup>C INTERFACE ELECTRICAL CHARACTERISTICS

PARAMETER	TEST CONDITIONS	MIN	ΤΥΡ	MAX	UNIT
SCL, SDA Low Input Voltage				0.4	V
SCL, SDA High Input Voltage		1.4			V
SCL, SDA Leakage Current	V <sub>CHG_IN</sub> = 4.2V			1	μA
SDA Low Output Voltage	I <sub>OL</sub> = 5mA			0.3	V
SCL Clock Period, t <sub>SCL</sub>	f <sub>SCL</sub> clock freq = 400kHz	2.5			μs
SDA Data In Setup Time to SCL High, $t_{\mbox{\scriptsize SU}}$		100			ns
SDA Data Out Hold Time after SCL Low, $t_{\text{HD}}$		300			ns
SDA Data Low Setup Time to SCL Low, $t_{\mbox{\scriptsize ST}}$	Start Condition	100			ns
SDA Data High Hold Time after Clock High, $t_{\mbox{sp}}$	Stop Condition	100			ns

# Figure 1:

#### I<sup>2</sup>C Serial Bus Timing



Note: Each session of data transfer is with a start condition, a 7-bits slave address plus a bit to instruct for read or write followed by an acknowledge bit, a register address byte followed by an acknowledge bit, a data byte followed by an acknowledge bit and a stop condition. The device address, the register address and the data are all MSB first transferred. Each bit volume is prepared in during the SCL is low, is latched-in by the rising edge of the SCL. The data byte is accepted and is put effective by the time that the last bit volume is latched-in.





SYSTEM MANAGEMENT

# SYSTEM MANAGEMENT REGISTER DESCRIPTIONS

#### Table 1: Global Register Map

				AD	DRES	SS					DA	TA (D	EFA	ULT V	ALU	ES)	
OUTPUT	HEX	<b>A</b> 7	<b>A</b> 6	<b>A</b> 5	<b>A</b> 4	A3	A2	<b>A</b> 1	<b>A</b> 0	D7	D6	D5	D4	D3	D2	D1	D0
CHGR	08h	0	0	0	0	1	0	0	0	0	0	0	0	R	V	V	V
CHGR	09h	0	0	0	0	1	0	0	1	0	0	R	R	R	R	R	R
CHGR	0Ah	0	0	0	0	1	0	1	0	R	R	R	R	R	R	R	R
CHGR	0Bh	0	0	0	0	1	0	1	1	R	R	R	R	R	R	R	0
LDO3	0Ch	0	0	0	0	1	1	0	0	1	R	0	V	V	V	V	V
LDO5	0Dh	0	0	0	0	1	1	0	1	1	R	0	V	V	V	V	V
LDO7	07h	0	0	0	0	0	1	1	1	R	V	V	V	V	V	V	V
LDO7	0Eh	0	0	0	0	1	1	1	0	1	R	1	R	R	R	R	R
LDO1	0Fh	0	0	0	0	1	1	1	1	1	R	1	V	V	V	V	V
LDO4	10h	0	0	0	1	0	0	0	0	1	R	0	V	V	V	V	V
LDO6	11h	0	0	0	1	0	0	0	1	1	R	0	V	V	V	V	V
LDO8	12h	0	0	0	1	0	0	1	0	1	R	1	V	V	V	V	V
LDO2	13h	0	0	0	1	0	0	1	1	1	R	0	V	V	V	V	V
REG	14h	0	0	0	1	0	1	0	0	R	V	V	V	V	V	V	V
REG	15h	0	0	0	1	0	1	0	1	R	R	R	R	R	R	R	0
REG	16h	0	0	0	1	0	1	1	0	R	R	R	R	R	R	R	R
REG	17h	0	0	0	1	0	1	1	1	R	R	R	R	R	R	R	1

KEY:

R: Read-Only bit. No Default Assigned.

V: Default Values Depend on Voltage Option. Default Values May Vary.

Note: Addresses other than those specified in Table 1 may be used for factory settings. Do not access any registers other than those specified in Table 1.



# FUNCTIONAL DESCRIPTIONS

The ACT5830 offers a wide array of system management functions that allow it to be configured for optimal performance in a wide range of applications.

#### I<sup>2</sup>C Serial Interface

At the core of the ACT5830's flexible architecture is an  $I^2C$  interface that permits optional programming capability to enhance overall system performance. Use standard  $I^2C$  write-byte commands to program the ACT5830 and read-byte commands to read the IC's status. Figure 1:  $I^2C$  Serial Bus Timing provides a standard timing diagram for the  $I^2C$  protocol. The ACT5830 always operates as a slave device, with address 1010101.

#### System Startup & Shutdown

The ACT5830 features a flexible enable architecture that allows it to support a variety of push-button enable/disable schemes. Although other startup routines are possible, a typical startup and shutdown process would proceed as follows (referring to Figure 2):

System startup is initiated whenever one of the following conditions occurs:

- 1) The user presses the push-button, asserting PWR\_ON high,
- A valid supply (>4V) is connected to the charger input (CHG\_IN), or
- 3) A headset is connected, asserting HF\_PWR high.

The ACT5830QJ1CF begins its system startup procedure by enabling REG, LDO7 and LDO8, then LDO1 are enabled when VBUCK reaches 87% of its final value; The ACT5830QJ182 begins its system startup procedure by enabling REG. LDO1. LDO7 and LDO8. nRST is asserted low when VOUT1 reaches 87% of its final value, holding the microprocessor in reset for a user-selectable reset period of 65ms. If VBUCK and VOUT1 are within 13% of their regulation voltages when the reset timer expires, the ACT5830 de-asserts nRST so that the microprocessor can begin its power up sequence. Once the power-up routine is successfully completed, the microprocessor asserts PWR HOLD high to keep the ACT5830 enabled after the pushbutton is released by the user.

Once the power-up routine is completed, the remaining LDOs can be enabled/disabled via either the  $l^2C$  interface or the TCXO\_EN (LDO4), RX\_EN

#### SYSTEM MANAGEMENT

(LDO5), TX\_EN (LDO6), and PWR\_HOLD (REG and LDO1) pins.

This start-up procedure requires that the pushbutton be held until the microprocessor assumes control of PWR\_HOLD, providing protection against inadvertent momentary assertions of the pushbutton. If desired, longer "push-and-hold" times can be easily implemented by simply adding an additional delay before assuming control of PWR\_HOLD. If the microprocessor is unable to complete its power-up routine successfully before the user lets go of the push-button, the ACT5830 will automatically shut itself down.

Once a successful power-up routine is completed, the user can initiate a shutdown process by pressing the push-button a second time. Upon detecting a second assertion of PWR\_ON (by depressing the push-button), the ACT5830 asserts nON to interrupt the microprocessor which initiates an interrupt service routine that will reveal that the user pressed the push-button. If HF\_PWR and CHG\_OK are both low, the microprocessor then initiates a power-down routine, the final step of which will be to de-assert PWR\_HOLD, disabling REG and LDO1.

#### **Open Drain Outputs**

The ACT5830 includes two n-channel open drain outputs (OD1 and OD2) that can be used for driving external loads such as WLEDs or a vibrator motor, as shown in the functional diagram. Each of the OD outputs is enabled when either it's respective ODIx pin in driven to a logic high.

#### nACOK Output

The ACT5830's nACOK output provides a logic-level indication of the status of the voltage at CHG\_IN. nACOK is an open-drain output which sinks current whenever  $V_{CHG \ IN} > 4V$ .

#### **Thermal Overload Protection**


The ACT5830 integrates thermal overload protection circuitry to prevent damage resulting from excessive thermal stress that may be encountered under fault conditions, for example. This circuitry disables all regulators if the ACT5830 die temperature exceeds 160°C, and prevents the regulators from being enabled until the die temperature drops by 20°C (typ), after which a normal startup routine may commence.



# SYSTEM MANAGEMENT

#### Figure 2:

#### Startup and Shutdown Sequence



0 : Also the OUT1 for the ACT5830QJ182-T.

O : Apply to the ACT5830QJ1CF only.



# **STEP-DOWN DC/DC CONVERTER**

# **ELECTRICAL CHARACTERISTICS**

 $(V_{VP} = 3.6V, T_A = 25^{\circ}C, unless otherwise specified.)$ 

PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
VP Operating Voltage Range		3.1		5.5	V
VP UVLO Threshold	Input Voltage Rising	2.9	3	3.1	V
VP UVLO Hysteresis	Input Voltage Falling		80		mV
Standby Supply Current			110	200	μA
Shutdown Supply Current	REG/ON[] = [0], V <sub>VP</sub> = 4.2V		0.1	1	μA
Output Voltage Regulation Accurac	V <sub>NOM</sub> < 1.3V, I <sub>OUT</sub> = 10mA	-2.4%	$V_{\text{NOM}}{}^{}$	+1.8%	V
Output voltage Regulation Accuracy	$V_{NOM} \ge 1.3V, I_{OUT} = 10mA$	-1.2%	$V_{NOM}$	+1.8%	v
Line Regulation	$V_{VP}$ = Max( $V_{NOM}$ + 1V, 3.2V) to 5.5V		0.15		%/V
Load Regulation	I <sub>OUT</sub> = 10mA to 350mA		0.0017		%/mA
Current Limit		0.45	0.6		А
Opeilleter Frequency	$V_{REG} \ge 20\%$ of $V_{NOM}$	1.35	1.6	1.85	MHz
Oscillator Frequency	V <sub>REG</sub> = 0V		530		kHz
PMOS On-Resistance	I <sub>SW</sub> = -100mA		0.45	0.75	Ω
NMOS On-Resistance	I <sub>SW</sub> = 100mA		0.3	0.5	Ω
SW Leakage Current	$V_{VP}$ = 5.5V, $V_{SW}$ = 5.5V or 0V			1	μA
Power Good Threshold			94		%V <sub>NOM</sub>
Minimum On-Time			70		ns

 $\bigcirc$ : V<sub>NOM</sub> refers to the nominal output voltage level for V<sub>REG</sub> as defined by the *Ordering Information* section.



**STEP-DOWN DC/DC CONVERTER** 

# **REGISTER DESCRIPTIONS**

Note: See Table 1 for default register settings.

#### Table 2:

#### **Control Register Map**

ADDRESS		DATA											
ADDRESS	D7	D6	D5	D4	D3	D2	D1	D0					
14h	R	VRANGE	VSET										
15h	R	R	R	R	R	R	R	MODE					
16h	R	R	R	R	R	R	R	R					
17h	R	R	R	R	R	R	OK	ON					

R: Read-Only bits. Default Values May Vary.

#### Table 3:

#### **Control Register Bit Descriptions**

ADDRESS	NAME	BIT	ACCESS	FUNCTION		DESCRIPTION	
14h	VSET	[5:0]	R/W	REG Output Voltage Selection		See Table 4	
14h	VRANGE	[6]	R/W	REG Voltage Range	0	Min V <sub>OUT</sub> = 1.1V	
1411	VIVANOL	[6]	F\/ V V	Selection	1	Min V <sub>OUT</sub> = 1.25V	
14h		[7]	R			READ ONLY	
15h	MODE [0] R/W Mode Selection		0	PWM/PFM			
1511	MODE	[0]			1	Forced PWM	
15h		[7:1]	R		READ ONLY		
16h		[7:0]	R			READ ONLY	
17h	ON	[0]	R/W	REG Enable	0	REG Disable	
1711	ON	[0]	F\/ VV	REG Ellable	1	REG Enable	
17h	OK	[4]	R	REC Rever OK	0	Output is not OK	
1711	OK [1] R REG Power-OK		REG Power-OK	1	Output is OK		
17h		[2]	R		READ ONLY		
17h		[7:3]	R		READ ONLY		



**STEP-DOWN DC/DC CONVERTER** 

# **REGISTER DESCRIPTIONS CONT'D**

Table 4:

#### REG/VSET[] Output Voltage Setting

		REG/VSET[5:4]												
REG/VSET [3:0]		REG/VRAN	NGE[ ] = [0]			REG/VRA	NGE[ ] = [1]							
[0:0]	00	01	10	11	00	01	10	11						
0000	N/A	N/A	1.455	1.860	1.250	2.050	2.850	3.650						
0001	N/A	N/A	1.480	1.890	1.300	2.100	2.900	3.700						
0010	N/A	1.100	1.505	1.915	1.350	2.150	2.950	3.750						
0011	N/A	1.125	1.530	1.940	1.400	2.200	3.000	3.800						
0100	N/A	1.150	1.555	1.965	1.450	2.250	3.050	3.850						
0101	N/A	1.175	1.585	1.990	1.500	2.300	3.100	3.900						
0110	N/A	1.200	1.610	2.015	1.550	2.350	3.150	3.950						
0111	N/A	1.225	1.635	2.040	1.600	2.400	3.200	4.000						
1000	N/A	1.255	1.660	2.065	1.650	2.450	3.250	4.050						
1001	N/A	1.280	1.685	2.090	1.700	2.500	3.300	4.100						
1010	N/A	1.305	1.710	2.115	1.750	2.550	3.350	4.150						
1011	N/A	1.330	1.735	2.140	1.800	2.600	3.400	4.200						
1100	N/A	1.355	1.760	2.165	1.850	2.650	3.450	4.250						
1101	N/A	1.380	1.785	2.190	1.900	2.700	3.500	4.300						
1110	N/A	1.405	1.810	2.200	1.950	2.750	3.550	4.350						
1111	N/A	1.430	1.835	2.245	2.000	2.800	3.600	4.400						

(N/A): Not Available





# Rev 3, 21-Aug-13 STEP-DOWN DC/DC CONVERTER


ACT5830


# **TYPICAL PERFORMANCE CHARACTERISTICS**

(V<sub>INx</sub> = 3.6V,  $C_{OUTx}$  = 1µF,  $T_A$  = 25°C unless otherwise specified.)











**REG MOSFET Resistance** 







Innovative Power<sup>TM</sup> ActivePMU<sup>TM</sup> is a trademark of Active-Semi.  $I^2C^{TM}$  is a trademark of NXP.





# **STEP-DOWN DC/DC CONVERTER**

## **FUNCTIONAL DESCRIPTIONS**

#### **General Description**

REG is a fixed-frequency, current-mode, synchronous PWM step-down converters that achieves a peak efficiency of up to 97%. REG is capable of supplying up to 350mA of output current and operates with a fixed frequency of 1.6MHz, minimizing noise in sensitive applications and allowing the use of small external components. REG is available with a variety of standard and custom output voltages, and may be software-controlled via the I<sup>2</sup>C interface by systems that require advanced power management functions.

#### 100% Duty Cycle Operation

REG is capable of operating at up to 100% duty cycle. During 100% duty-cycle operation, the highside power MOSFET is held on continuously, providing a direct connection from the input to the output (through the inductor), ensuring the lowest possible dropout voltage in battery-powered applications.

#### Synchronous Rectification

REG features an integrated n-channel synchronous rectifier, which maximizes efficiency and minimizes the total solution size and cost by eliminating the need for an external rectifier.

#### **Enabling and Disabling REG**

Enable/disable functionality is typically implemented as part of a controlled enable/disable scheme utilizing nMSTR and other system control features of the ACT5830. REG is automatically enabled whenever either of the following conditions are met:

- 1) HF\_PWR is asserted high, or
- 2) PWR\_ON is asserted high, or
- 3) PWR\_HOLD is asserted high.

When none of these conditions are true, or if REG/ON[] bit is set to [0], REG is disabled, and its quiescent supply current drops to less than 1µA.

#### Programming the Output Voltage

By default, REG powers up and regulates to its default output voltage. Once the system is enabled, REG's output voltage may be programmed to a different value, typically in order to reduce the power consumption of a microprocessor in standby

mode. Program the output voltage via the I<sup>2</sup>C serial interface by writing to the REG/VSET[] register.

#### **Programmable Operating Mode**

By default, REG operates in fixed-frequency PWM mode at medium to heavy loads, then transitions to a proprietary power-saving mode at light loads in order to save power. In applications where low noise is critical, force fixed-frequency PWM operation across the entire load current range, at the expense of light-load efficiency, by setting the REG/MODE[] bit to [1].

#### **Power-OK**

REG features a power-OK status bit that can be read by the system microprocessor. If the output voltage is lower than the power-OK threshold, typically 6% below the programmed regulation voltage, REG/OK[] will clear to 0.

#### Soft-Start

REG includes internal soft-start circuitry, and enabled its output voltage tracks an internal 80µs soft-start ramp so that it powers up in a monotonic manner that is independent of loading.

#### Compensation

REG utilizes current-mode control and a proprietary internal compensation scheme to simultaneously simplify external component selection and optimize transient performance over its full operating range. No compensation design is required, simply follow a few simple guidelines described below when choosing external components.

#### **Input Capacitor Selection**

The input capacitor reduces peak currents and noise induced upon the voltage source. A  $2.2\mu$ F ceramic input capacitor is recommended for most applications.

#### **Output Capacitor Selection**

For most applications, a 10µF ceramic output capacitor is recommended. Although REG was designed to take advantage of the benefits of ceramic capacitors, namely small size and very-low ESR, low-ESR tantalum capacitors can provide acceptable results as well.



# Rev 3, 21-Aug-13

515830

# **STEP-DOWN DC/DC CONVERTER**

# FUNCTIONAL DESCRIPTIONS CONT'D

#### **Inductor Selection**

REG utilizes current-mode control and a proprietary internal compensation scheme to simultaneously simplify external component selection and optimize transient performance over its full operating range. REG was optimized for operation with a  $3.3\mu$ H inductor, although inductors in the  $2.2\mu$ H to  $4.7\mu$ H range can be used. Choose an inductor with a low DC-resistance, and avoid inductor saturation by choosing inductors with DC ratings that exceed the maximum output current of the application by at least 30%.

#### PCB Layout Considerations

High switching frequencies and large peak currents make PC board layout an important part of stepdown DC/DC converter design. A good design minimizes excessive EMI on the feedback paths and voltage gradients in the ground plane, both of which can result in instability or regulation errors. Step-down DC/DC exhibits discontinuous input current, so the input capacitors should be placed as close as possible to the IC, and avoiding the use of vias if possible. The inductor, input filter capacitor, and output filter capacitor should be connected as close together as possible, with short, direct, and wide traces. The ground nodes for each regulator's power loop should be connected at a single point in a star-ground configuration, and this point should be connected to the backside ground plane with multiple vias. The output node should be connected to the VBUCK pin through the shortest possible route, while keeping sufficient distance from switching nodes to prevent noise injection. Finally, the exposed pad should be directly connected to the backside ground plane using multiple vias to achieve low electrical and thermal resistance.



# LOW-DROPOUT LINEAR REGULATORS

# **REGISTER DESCRIPTIONS**

Note: See Table 1 for default register settings.

#### Table 5:

#### LDO Control Register Map


ADDRESS				DAT	A						
ADDRESS	D7	D6	D5	D4	D3	D2	D1	D0			
07h	R	VRANGE7		VSET7							
0Fh	DIS1	OK1	ON1	VSET1							
13h	DIS2	OK2	ON2	VSET2							
0Eh	DIS7	OK7	ON7	R	R	R	R	R			
12h	DIS8	OK8	ON8			VSET8					
0Ch	DIS3	OK3	ON3	VSET3							
10h	DIS4	OK4	ON4	VSET4							
0Dh	DIS5	OK5	ON5	VSET5							
11h	DIS6	OK6	ON6	VSET6							

#### Table 6:

#### LDO Control Register Bit Descriptions

ADDRESS	NAME	BIT	ACCESS	FUNCTION		DESCRIPTION		
07h	VSET7	[5:0]	R/W	LDO7 Output Voltage Selection		See Table 8		
07h	VRANGE7	[6]	R/W	REG Voltage Range	0	Min V <sub>OUT</sub> = 0.645V		
0711	VRANGEI	[6]	r////	Selection	1	Min V <sub>OUT</sub> = 1.25V		
07h		[7]	R			READ ONLY		
0Fh	VSET1	[4:0]	R/W	LDO1 Output Voltage Selection		See Table 7		
0Fh	ON1	[5]	R/W	LDO1 Enable	0	LDO1 Disable		
UFII	UNT	[5]	r///	EDOT Ellable	1	LDO1 Enable		
0Fh	0Fh OK1 [6] R LDO1 Power-OK		LDO1 Power-OK	0	Output Out of Regulation			
OFI	OKT	OK1 [6]	R.	EDOTT OWEF-OR	1	Output In Regulation		
0Fh	DIS1		R/W	LDQ1 Output Discharge Enable	0	Output High-Z In Shutdown		
UFII	0131	[7]	R/W LDO1 Output Discharge Enable				1	Output Discharge Enabled
13h	VSET2	[4:0]	R/W	LDO2 Output Voltage Selection		See Table 7		
13h	ON2	[5]	R/W	LDO2 Enable	0	LDO2 Disable		
1311	UNZ	[5]	r///	EDO2 Ellable	1	LDO2 Enable		
13h	OK2		R	LDO2 Power-OK	0	Output Out of Regulation		
1311		[6]		LDO2 Fower-OK	1	Output In Regulation		
13h	DIS2	[7]	R/W		0	Output High-Z In Shutdown		
1311	DIGZ	[7]	rv/ VV	LDO2 Output Discharge Enable		Output Discharge Enabled		
12h	VSET8	[4:0]	R/W	LDO8 Output Voltage Selection	See Table 7			





LOW-DROPOUT LINEAR REGULATORS

# **REGISTER DESCRIPTIONS CONT'D**

Table 6:

#### LDO Control Register Bit Descriptions (Cont'd)

ADDRESS	NAME	BIT	ACCESS	FUNCTION	DESCRIPTION		
12h	ON8	[5]	R/W	LDO9 Enchla	0	LDO8 Disable	
1211	UNO	[5]	R/ W	LDO8 Enable	1	LDO8 Enable	
12h	OK8	[6]	R	LDO8 Power-OK	0	Output Out of Regulation	
1211	ONO	[0]		EDOOT OWEF-OR	1	Output In Regulation	
12h	DIS3	[7]	R/W	LDO8 Output Discharge Enable	0	Output High-Z In Shutdown	
1211	DIGG	[']	10.00	EDOU Output Discharge Enable	1	Output Discharge Enabled	
0Ch	VSET3	[4:0]	R/W	LDO3 Output Voltage Selection		See Table 7	
0Ch	ON3	[5]	R/W	LDO3 Enable	0	LDO3 Disable	
0011	0110	[0]	10.00		1	LDO3 Enable	
0Ch	OK3	[6]	R	LDO3 Power-Ok	0	Output Out of Regulation	
0011	0110	[0]			1	Output In Regulation	
0Ch	Ch DIS3 [7] R/W LDO3 Output Discharge Enable		LDO3 Output Discharge Enable	0	Output High-Z In Shutdow		
0011	DIGG	[']	10.00	ED00 Output Discharge Enable	1	Output Discharge Enabled	
10h	VSET4	[4:0]	R/W	LDO4 Output Voltage Selection		See Table 7	
10h	ON4	ON4 [5]	R/W	LDO4 Enable	0	LDO4 Disable	
1011	0114	[0]	10.00		1	LDO4 Enable	
10h	OK4	[6]	R	LDO4 Power-OK	0	Output Out of Regulation	
1011	01(4	[0]			1	Output In Regulation	
10h	DIS4	[7]	R/W	LDO4 Output Discharge Enable	0	Output High-Z In Shutdown	
1011	DIOT	[,]	10.00		1	Output Discharge Enabled	
0Dh	VSET5	[4:0]	R/W	LDO5 Output Voltage Selection		See Table 7	
0Dh	ON5	[5]	R/W	LDO5 Enable	0	LDO5 Disable	
0DIT	0110	[0]	10.00		1	LDO5 Enable	
	OKE	[0]	D		0	Output Out of Regulation	
0Dh	OK5	[6]	R	LDO5 Power-OK	1	Output In Regulation	
٥Dh			LDO5 Output Discharge Enable	0	Output High-Z In Shutdown		
0Dh	DIS5	[7]	R/W		1 Output Discharge Enab		
11h	VSET6	[4:0]	R/W	LDO6 Output Voltage Selection		See Table 7	
11h	ON6	[5]	R/W	LDO6 Enable	0	LDO6 Disable	
1111	ONO	[5]				LDO6 Enable	





# LOW-DROPOUT LINEAR REGULATORS

# **REGISTER DESCRIPTIONS CONT'D**

Table 6:

LDO Control Register Bit Descriptions (Cont'd)

ADDRESS	NAME	BIT	ACCESS	FUNCTION	DESCRIPTION		
11h	OK6 [6] R LDO6 Power-OK		01/0		0	Output Out of Regulation	
	UNO	[6]	ĸ	LDO6 Power-OK		Output In Regulation	
11h	DIS6	[7]	R/W		0	Output High-Z In Shutdown	
		LDO6 Output Discharge Enable	1	Output Discharge Enabled			
0Eh		[4:0]	R			READ ONLY	
0Eh			0	LDO7 Disable			
UEII	ON7	[5]	R/W	LDO7 Enable	1	LDO7 Enable	
0Eh	OK7	[6]	R	I DO7 Power-OK	0	Output Out of Regulation	
UEII		[6]	ĸ	LDU7 Power-UK		Output In Regulation	
0Eh	DIS7 [7] R/W LDO7 Ou					0	Output High-Z In Shutdown
		LDO7 Output Discharge Enable	1	Output Discharge Enabled			



# LOW-DROPOUT LINEAR REGULATORS

# **REGISTER DESCRIPTIONS CONT'D**

#### Table 7:

LDO1234568/VSET[] Output Voltage Settings

LDOx/VSETx[2:0]		LDOx/VSI	ETx[4:3]	
	00	01	10	11
000	1.4	2.15	2.55	3.0
001	1.5	2.20	2.60	3.1
010	1.6	2.25	2.65	3.2
011	1.7	2.30	2.70	3.3
100	1.8	2.35	2.75	3.4
101	1.9	2.40	2.80	3.5
110	2.0	2.45	2.85	3.6
111	2.1	2.50	2.90	3.7

#### Table 8:

#### LDO7/VSET[] Output Voltage Settings

				LDO7/V	SET[5:4]			
LDO7/VSET [3:0]		LDO7/VRA	NGE[ ] = [0]			LDO7/VRA	NGE[ ] = [1	]
[0:0]	00	01	10	11	00	01	10	11
0000	0.645	1.050	1.455	1.860	1.250	2.050	2.850	3.650
0001	0.670	1.075	1.480	1.890	1.300	2.100	2.900	3.700
0010	0.695	1.100	1.505	1.915	1.350	2.150	2.950	N/A
0011	0.720	1.125	1.530	1.940	1.400	2.200	3.000	N/A
0100	0.745	1.150	1.555	1.965	1.450	2.250	3.050	N/A
0101	0.770	1.175	1.585	1.990	1.500	2.300	3.100	N/A
0110	0.795	1.200	1.610	2.015	1.550	2.350	3.150	N/A
0111	0.820	1.225	1.635	2.040	1.600	2.400	3.200	N/A
1000	0.845	1.255	1.660	2.065	1.650	2.450	3.250	N/A
1001	0.870	1.280	1.685	2.090	1.700	2.500	3.300	N/A
1010	0.895	1.305	1.710	2.115	1.750	2.550	3.350	N/A
1011	0.920	1.330	1.735	2.140	1.800	2.600	3.400	N/A
1100	0.950	1.355	1.760	2.165	1.850	2.650	3.450	N/A
1101	0.975	1.380	1.785	2.190	1.900	2.700	3.500	N/A
1110	1.000	1.405	1.810	2.200	1.950	2.750	3.550	N/A
1111	1.025	1.430	1.835	2.245	2.000	2.800	3.600	N/A

(N/A): Not Available





# LOW-DROPOUT LINEAR REGULATORS

ACT5830 Rev 3, 21-Aug-13

# **TYPICAL PERFORMANCE CHARACTERISTICS**


(V<sub>INx</sub> = 3.6V,  $C_{OUTx}$  = 1µF,  $T_A$  = 25°C unless otherwise specified.)





LDO Load Regulation 0.0% ACT5830-009 LDO5 . LDO8 -0.5% Vour (V) LDO3 LDO1 -1.0% -1.5% 0 50 100 150 200 250 300 350 I<sub>OUT</sub> (mA)

LDO Output Voltage Noise







# LOW-DROPOUT LINEAR REGULATORS

## FUNCTIONAL DESCRIPTIONS

#### **General Description**

The ACT5830 features eight high performance, lowdropout, low-noise and low quiescent current LDOs with high PSRR.

#### Programming Output Voltages (VSET)

All LDOs feature independently-programmable output voltages that are set via the I<sup>2</sup>C serial interface, increasing the ACT5830 flexibility while reducing total solution size and cost.

Set the output voltage by writing to the LDOx/VSET[] register. See Table 7: LDO1234568/VSET[4:0] and Table 8: LDO7/VSET[] Output Voltage Settings for a detailed description of voltage programming options.

#### Enabling and Disabling LDOs

For information regarding enabling and disabling the LDOs during the startup and shutdown sequence section. Once the startup routine is completed the remaining LDOs can be enabled/disabled via either the I<sup>2</sup>C interface or the TCXO\_EN (LDO4), RX\_EN (LDO5), TX\_EN (LDO6), and PWR\_HOLD (LDO1, LDO2, LDO3, LDO7, and LDO8).

#### **Reference Bypass Pin**

The ACT5830 contains a conference bypass pin which filters noise from the reference, providing a low-noise voltage reference to the LDOs. Bypass REF to G with a  $0.01\mu$ F ceramic capacitor.

#### Compensation and Stability

The LDOs need an output capacitor for stability. This capacitor should be connected directly between the output and G pin, as close to the output as possible, and with a short, direct connection to maximize device's performance. To ensure best performance for the device, the output capacitor should have a minimum capacitance of  $1\mu$ F, and ESR value between  $10m\Omega$  and  $500m\Omega$ . High quality ceramic capacitors such as X7R and X5R dielectric types are strongly recommended.

See the *Capacitor Selection* section for more information.

#### **Capacitor Selection**

The input capacitor reduces peak currents and noise at the voltage source. Connect a low ESR bulk capacitor (>1 $\mu$ F suggested) to the input. Select this bulk capacitor to meet the input ripple requirements and voltage rating, rather than capacitor size.

#### **PCB Layout Considerations**

The ACT5830's LDOs provide good DC, AC, and noise performance over a wide range of operating conditions, and are relatively insensitive to layout considerations. When designing a PCB, however, careful layout is necessary to prevent other circuitry from degrading LDO performance.

A good design places input and output capacitors as close to the LDO inputs and output as possible, and utilizes a star-ground configuration for all regulators to prevent noise-coupling through ground. Output traces should be routed to avoid close proximity to noisy nodes, particularly the SW nodes of the DC/DC.

REF is a filtered reference noise, and internally has a direct connection to the linear regulator controller. Any noise injected onto REF will directly affect the outputs of the linear regulators, and therefore special care should be taken to ensure that no noise is injected to the outputs via REF. As with the LDO output capacitors, the REF by pass capacitor should be placed as close to the IC as possible, with short, direct connections to the star-ground. Avoid the use of vias whenever possible. Noisy nodes, such as from the DC/DC, should be routed as far away from REF as possible.





LDO1

# **ELECTRICAL CHARACTERISTICS**

(V\_{IN1} = 3.6V, C\_{OUT1} = 1 \mu F, T\_A = 25 ^{\circ}C unless otherwise specified.)

PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT	
Input Supply Range		3.1		5.5	V	
Input Under Voltage Lockout	V <sub>IN1</sub> Input Rising	2.9	3	3.1	V	
UVLO Hysteresis	V <sub>IN1</sub> Input Falling		0.1		V	
	$T_A = 25^{\circ}C$	-1.2 0		2	%	
Output Voltage Accuracy	$T_A = -40^{\circ}C$ to $85^{\circ}C$	-2.5	-2.5 0			
Line Regulation Error	$V_{IN1} = Max (V_{NOM}^{\circ} + 0.5V, 3.1V) $ to 5.5V		0		mV/V	
Load Regulation Error	I <sub>OUT1</sub> = 1mA to 300mA		-0.004		%/mA	
Device Overthe Deitestice Detie	f = 1kHz, I <sub>OUT1</sub> = 300mA, C <sub>OUT1</sub> = 1µF	60		dD		
Power Supply Rejection Ratio	f = 10kHz, I <sub>OUT1</sub> = 300mA, C <sub>OUT1</sub> = 1µF		50		dB	
Quarte Quarter a Quatra d	LDO1 Enabled		20			
Supply Current per Output	LDO1 Disabled		0		μA	
Dropout Voltage <sup>©</sup>	I <sub>OUT1</sub> = 150mA		100	200	mV	
Output Current				300	mA	
Current Limit	V <sub>OUT1</sub> = 95% of Regulation Voltage	330	580		mA	
Current Limit Short Circuit Fold- back	V <sub>OUT1</sub> = 0V		$0.45  ext{ x } I_{\text{LIM}}$			
Internal Soft-Start			100		μs	
Power Good Flag High Threshold	V <sub>OUT1</sub> , Hysteresis = -1%		89		%	
Output Noise	$C_{OUT1} = 10\mu F$ , f = 10Hz to 100kHz		40		$\mu V_{RMS}$	
Stable C <sub>OUT1</sub>		1		20	μF	

 $\bigcirc$ : V<sub>NOM</sub> refers to the nominal output voltage level for LDO1 as defined by the *Ordering Information* section.

©: Dropout Voltage is defined as the different voltage between input and output when the output voltage drops 100mV below the regulation voltage at 1V differential voltage.