

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









# ACT8840

Rev 2. 29-Jan-15

# **Advanced PMU for Single-core Application Processors**

#### **FEATURES**

#### **INTEGRATED POWER SUPPLIES**

- Four DC/DC Step-Down (Buck) Regulators
   2 x 1.8A, 2 x 1.3A
- Five Low-Noise LDOs
  - 2 x 150mA, 3 x 350mA
- Three Low-Input Voltage LDOs
  - 1 x 150mA, 2 x 350mA
- One Low IQ Keep-Alive LDO
- Backup Battery Charger

#### SYSTEM CONTROL AND INTERFACE

- Six General Purpose I/O with PWM Drivers
- I<sup>2</sup>C Serial Interface
- Interrupt Controller

#### SYSTEM MANAGEMENT

- Reset Interface and Sequencing Controller
  - Power on Reset
  - Soft / Hard Reset
  - Watchdog Supervision
  - Multiple Sleep Modes
- Thermal Management Subsystem

#### **APPLICATIONS**

- Tablet PC
- Mobile Internet Devices (MID)
- Ebooks
- Personal Navigation Devices

#### **GENERAL DESCRIPTION**

The ACT8840 is a complete, cost effective, and highly-efficient *ActivePMU*<sup>TM</sup> power management solution optimized for the power, voltage sequencing and control requirements of general Single-core application processor.

The ACT8840 features four fixed-frequency, current-mode, synchronous PWM step-down converters that achieve peak efficiencies of up to 97%. These regulators operate with a fixed frequency of 2.25MHz, minimizing noise in sensitive applications and allowing the use of small external components. These buck regulators supply up to 1.8A of output current and can fully satisfy the power and control requirements of the single-core application processor. Dynamic Voltage Scaling (DVS) is supported either by dedicated control pins. or through I<sup>2</sup>C interface to optimize the energy-pertask performance for the processor. This device also include eight low-noise LDOs (up to 350mA per LDO), one always-ON LDO and an integrated backup battery charger to provide a complete power system for the processor.

The power sequence and reset controller provides power-on reset, SW-initiated reset, and power cycle reset for the processor. It also features the watchdog supervisory function. Multiple sleep modes with autonomous sleep and wake-up sequence control are supported.

The thermal management and protection subsystem allows the host processor to manage the power dissipation of the PMU and the overall system dynamically. The PMU provides a thermal warning to the host processor when the temperature reaches a certain threshold such that the system can turn off some of the non-essential functions, reduce the clock frequency and etc to manage the system temperature.

The ACT8840 is available in a compact, Pb-Free and RoHS-compliant TQFN66-48 package.




# **TABLE OF CONTENTS**

General Information	p. 01
Functional Block Diagram	
Ordering Information	•
Pin Configuration	p. 04
Pin Descriptions	p. 05
Absolute Maximum Ratings	p. 07
I <sup>2</sup> C Interface Electrical Characteristics	
Global Register Map	p. 09
Register and Bit Descriptions	p. 11
System Control Electrical Characteristics	p. 17
Step-Down DC/DC Electrical Characteristics	p. 18
Low-Noise LDO Electrical Characteristics	p. 19
Low-Input Voltage LDO Electrical Characteristics	p. 20
Low-Power (Always-On) LDO Electrical Characteristics	p. 21
PWM LED Driver Electrical Characteristics	p. 21
Typical Performance Characteristics	p. 22
System Control Information	p. 28
Interfacing with the Telechips TCC88xx Processors	p. 28
Control Signals	
Push-Button Control	•
Control Sequences	•
Watch-Dog Supervision	
Software-Initiated Power Cycle	•
Functional Description	
I <sup>2</sup> C Interface	
Housekeeping Functions Thermal Protection	
Step-Down DC/DC Regulators	•
General Description	
100% Duty Cycle Operation	
Operating Mode	
Synchronous Rectification	
Soft-Start	p. 33
Compensation	
Configuration Options	
OK[] and Output Fault Interrupt	
PCB Layout Considerations	•
Low-Noise, Low-Dropout Linear Regulators	
General Description Output Current Limit	
Compensation	•
Configuration Options	
OK[] and Output Fault Interrupt	
PCB Layout Considerations	
Always-On LDO (REG13)	p. 36
General Description	
Reverse-Current Protection	p. 36
Typical Application	p. 36
PWM LED Drivers	p. 37
PWM Frequence Selection	
PWM Duty Cycle Selection	•
TQFN66-48 Package Outline and Dimensions	p. 38



### **FUNCTIONAL BLOCK DIAGRAM**



- 3 -




#### ORDERING INFORMATION®

PART NUMBER	V <sub>OUT1</sub>	V <sub>OUT2</sub>	V <sub>OUT3</sub>	V <sub>OUT4</sub>	V <sub>OUT5</sub>	V <sub>OUT6</sub>	V <sub>OUT7</sub>	V <sub>OUT8</sub>	<b>V</b> <sub>OUT9</sub>	V <sub>OUT10</sub>	V <sub>OUT11</sub>	V <sub>OUT12</sub>	V <sub>OUT13</sub>
ACT8840QM188-T	3.3V	1.25V	1.8V	1.1V	1.1V	1.1V	3.3V	1.1V	2.8V	3.3V	1.8V	3.3V	3.0V
ACT8840QM244-T	1.5V	1.25V	1.2V	3.0V	3.0V	3.3V	3.3V	3.3V	1.2V	1.2V	1.8V	1.8V	3.3V
ACT8840QM175-T	1.2V	1.2V	3.3V	1.8V/1.5V	1.8V	3.3V	1.8V	3.3V	1.2V	3.3V	1.2V	1.8V	3.3V

PACKAGE	PINS	TEMPERATURE RANGE
TQFN66-48	48	-40°C to +85°C


①: All Active-Semi components are RoHS Compliant and with Pb-free plating unless specified differently. The term Pb-free means semiconductor products that are in compliance with current RoHS (Restriction of Hazardous Substances) standards.

③: ACT8840QM175-T is dedicated to TCC89xx Applications.



#### PIN CONFIGURATION

#### **TOP VIEW**



Thin - QFN (TQFN66-48)

- 4 -

②: The Power Domains and Power Control Sequence... etc. in this Data Sheet are all described to support ACT8840QM188-T. ACT8840QM244-T is programmed for TCC88xx Applications; please refer to its appendix.



# **PIN DESCRIPTIONS**

PIN	NAME	DESCRIPTION				
1, 2	SW3	Switch Node for REG3.				
3	GP3	Power Ground for REG3. Connect GP14, GP2, GP3, and GA together at a single point as close to the IC as possible.				
4	OUT10	REG10 output. Bypass it to ground with a 2.2µF capacitor.				
5	OUT11	REG11 output. Bypass it to ground with a 2.2µF capacitor.				
6	INL3	Power input for REG10, REG11 and REG12.				
7	OUT12	REG12 output. Bypass it to ground with a 2.2µF capacitor.				
8	VSEL	Output Voltage Selection for REG2 and REG4. Drive to logic low to select default output voltage. Drive to logic high to select secondary output voltage.				
9	nPBSTAT	Active-Low Open-Drain Push-Button Status Output. nPBSTAT is asserted low whenever the nPBIN is pushed, and is high-Z otherwise.				
10	GP2	Power ground for REG2. Connect GP14, GP2, GP3, and GA together at a single point as close to the IC as possible.				
11, 12	SW2	Switch Node for REG2.				
13, 14	VP2	Power input for REG2. Bypass to GP2 with a high quality ceramic capacitor placed as close to the IC as possible.				
15	OUT2	Output Voltage Sense for REG2.				
16	PWREN	Power enable input.				
17	REFBP	Reference Bypass. Connect a 0.047µF ceramic capacitor from REFBP to GA. This pin is discharged to GA in shutdown.				
18	INL2	Power Input for REG8, REG9.				
19	OUT9	REG9 output. Bypass it to ground with a 2.2µF capacitor.				
20	GA	Analog Ground.				
21	OUT4	Output voltage sense for REG4.				
22	OUT8	REG8 output. Bypass it to ground with a 2.2µF capacitor.				
23	SDA	Data Input for I <sup>2</sup> C Serial Interface. Data is read on the rising edge of SCL.				
24	SCL	Clock Input for I <sup>2</sup> C Serial Interface.				
25	VP4	Power input for REG4. Bypass to GP14 with a high quality ceramic capacitor placed as close to the IC as possible.				



# PIN DESCRIPTIONS CONT'D

26 27 28 29 30	SW4 GP14 SW1 OUT1 VP1 nPBIN	Switch Node for REG4.  Power Ground for REG1 and REG4. Connect GP14, GP2, GP3, and GA together at a single point as close to the IC as possible.  Switch Node for REG1.  Output Voltage Sense for REG1.  Power Input for REG1. Bypass to GP14 with a high quality ceramic capacitor placed as close to the IC as possible.
28 29	SW1 OUT1 VP1	single point as close to the IC as possible.  Switch Node for REG1.  Output Voltage Sense for REG1.  Power Input for REG1. Bypass to GP14 with a high quality ceramic capacitor placed
29	OUT1 VP1	Output Voltage Sense for REG1.  Power Input for REG1. Bypass to GP14 with a high quality ceramic capacitor placed
	VP1	Power Input for REG1. Bypass to GP14 with a high quality ceramic capacitor placed
30		
	nPBIN	
31		Master Enable Input. Drive nPBIN to GA through a $50k\Omega$ resistor to enable the IC, drive nPBIN directly to GA to assert a Manual-Reset condition.
32	PWRHLD	Power hold Input.
33	nRSTO	Open-Drain Reset Output.
34	nIRQ	Open-Drain Interrupt Output.
35	GPIO6	General Purpose I/O #6. Configured as PWM LED driver output for up to 6mA current with programmable frequency and duty cycle. See the <i>PWM LED Drive</i> section for more information.
36	GPIO5	General Purpose I/O #5. Configured as PWM LED driver output for up to 6mA current with programmable frequency and duty cycle. See the <i>PWM LED Driver</i> section for more information.
37	OUT13	REG13 output. Bypass it to ground with a 2.2µF capacitor.
38	OUT7	REG7 output. Bypass it to ground with a 2.2µF capacitor.
39	GPIO4	General Purpose I/O #4. Configured as PWM LED driver output for up to 6mA current with programmable frequency and duty cycle. See the <i>PWM LED Driver</i> section for more information.
40	OUT6	REG6 output. Bypass it to ground with a 2.2µF capacitor.
41	INL1	Power Input for REG5, REG6, REG7.
42	OUT5	REG5 output. Bypass it to ground with a 2.2µF capacitor.
43	GPIO3	General Purpose I/O #3. Configured as PWM LED driver output for up to 6mA current with programmable frequency and duty cycle. See the <i>PWM LED Drier</i> section for more information.
44	GPIO2	General Purpose I/O #2. Configured as PWM LED driver output for up to 6mA current with programmable frequency and duty cycle. See the <i>PWM LED Drier</i> section for more information.
45	GPIO1	General Purpose I/O #1. Configured as PWM LED driver output for up to 6mA current with programmable frequency and duty cycle. See the <i>PWM LED Drier</i> section for more information.
46	OUT3	Output Voltage Sense for REG3.
47,48	VP3	Power input for REG3. Bypass to GP3 with a high quality ceramic capacitor placed as close to the IC as possible.
EP	EP	Exposed Pad. Must be soldered to ground on PCB.



# **ABSOLUTE MAXIMUM RATINGS®**

PARAMETER	VALUE	UNIT
INL1, INL2, INL3 to GA; VP1, SW1, OUT1 to GP14; VP2, SW2, OUT2 to GP2; VP3, SW3, OUT3 to GP3; VP4, SW4, OUT4 to GP14	-0.3 to 6	V
GP14, GP2, GP3 to GA	-0.3 to + 0.3	V
OUT5, OUT6, OUT7, OUT13 to GA	-0.3 to INL1 + 0.3	V
OUT8, OUT9, GPIO1, GPIO2, GPIO3, GPIO4, GPIO5, GPIO6, VSELR2, nPBIN, nRSTO, nIRQ, nPBSTAT, PWREN, PWRHLD, REFBP, SCL, SDA to GA	-0.3 to INL2 + 0.3	V
OUT10, OUT11, OUT12 to GA	-0.3 to INL3 + 0.3	V
Junction to Ambient Thermal Resistance	21	°C/W
Operating Ambient Temperature Range	-40 to 85	°C
Operating Junction Temperature	-40 to 125	°C
Storage Temperature	-55 to 150	°C
Lead Temperature (Soldering, 10 sec)	300	°C

①: Do not exceed these limits to prevent damage to the device. Exposure to absolute maximum rating conditions for long periods may affect device reliability.




# I<sup>2</sup>C INTERFACE ELECTRICAL CHARACTERISTICS

 $(V_{INL2} = 3.6V, T_A = 25$ °C, unless otherwise specified.)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SCL, SDA Input Low	$V_{INL2}$ = 3.1V to 5.5V, $T_A$ = -40°C to 85°C			0.35	V
SCL, SDA Input High	$V_{INL2}$ = 3.1V to 5.5V, $T_A$ = -40°C to 85°C	1.55			V
SDA Leakage Current				1	μA
SCL Leakage Current				1	μA
SDA Output Low	I <sub>OL</sub> = 5mA			0.35	V
SCL Clock Period, t <sub>SCL</sub>		1.5			μs
SDA Data Setup Time, t <sub>SU</sub>		100			ns
SDA Data Hold Time, t <sub>HD</sub>		300			ns
Start Setup Time, t <sub>ST</sub>	For Start Condition	100		•	ns
Stop Setup Time, t <sub>SP</sub>	For Stop Condition	100			ns

Figure 1: I<sup>2</sup>C Compatible Serial Bus Timing





### **GLOBAL REGISTER MAP**

DI OCK	ADDDECC					ВІТ	S			
BLOCK	ADDRESS		D7	D6	D5	D4	D3	D2	D1	D0
0)/(0	000	NAME	nBATLEVMSK	nBATSTAT	VBATDAT	Reserved	BATLEV[3]	BATLEV[2]	BATLEV[1]	BATLEV[0]
SYS	0x00	DEFAULT <sup>®</sup>	0	R	R	0	0	0	0	0
CVC	004	NAME	nTMSK	TSTAT	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
SYS	0x01	DEFAULT <sup>®</sup>	0	R	0	0	0	0	0	0
DEC4	0.40	NAME	Reserved	Reserved	VSET[5]	VSET[4]	VSET[3]	VSET[2]	VSET[1]	VSET[0]
REG1	0x10	DEFAULT <sup>®</sup>	0	0	1	1	1	0	0	1
DEC1	0.42	NAME	ON	Reserved	Reserved	Reserved	Reserved	PHASE	nFLTMSK	OK
REG1	0x12	DEFAULT <sup>®</sup>	1	1	0	0	0	0	0	R
DEC2	0.20	NAME	Reserved	Reserved	VSET0[5]	VSET0[4]	VSET0[3]	VSET0[2]	VSET0[1]	VSET0[0]
REG2	0x20	DEFAULT <sup>®</sup>	0	0	0	1	1	0	0	1
DECO	004	NAME	Reserved	Reserved	VSET1[5]	VSET1[4]	VSET1[3]	VSET1[2]	VSET1[1]	VSET1[0]
REG2	0x21	DEFAULT <sup>®</sup>	0	0	0	0	1	1	1	0
DEGG	000	NAME	ON	Reserved	Reserved	Reserved	Reserved	PHASE	nFLTMSK	OK
REG2	0x22	DEFAULT <sup>®</sup>	1	1	0	1	0	0	0	R
DEGG	0.00	NAME	Reserved	Reserved	VSET0[5]	VSET0[4]	VSET0[3]	VSET0[2]	VSET0[1]	VSET0[0]
REG3	0x30	DEFAULT <sup>®</sup>	0	0	1	0	0	1	0	0
DE-00	0.04	NAME	Reserved	Reserved	VSET1[5]	VSET1[4]	VSET1[3]	VSET1[2]	VSET1[1]	VSET1[0]
REG3	0x31	DEFAULT <sup>®</sup>	0	0	1	0	0	1	0	0
DE-00	0.00	NAME	ON	Reserved	Reserved	Reserved	Reserved	PHASE	nFLTMSK	OK
REG3	0x32	DEFAULT <sup>®</sup>	1	1	0	0	0	1	0	R
		NAME	Reserved	Reserved	VSET0[5]	VSET0[4]	VSET0[3]	VSET0[2]	VSET0[1]	VSET0[0]
REG4	0x40	DEFAULT <sup>®</sup>	0	0	0	1	0	1	0	0
		NAME	Reserved	Reserved	VSET1[5]	VSET1[4]	VSET1[3]	VSET1[2]	VSET1[1]	VSET1[0]
REG4	0x41	DEFAULT <sup>®</sup>	0	0	0	1	0	0	0	0
		NAME	ON	Reserved	Reserved	Reserved	Reserved	PHASE	nFLTMSK	OK
REG4	0x42	DEFAULT <sup>®</sup>	1	1	0	1	0	1	0	R
		NAME	Reserved	Reserved	VSET[5]	VSET[4]	VSET[3]	VSET[2]	VSET[1]	VSET[0]
REG5	0x50	DEFAULT <sup>®</sup>	0	1	0	1	0	1	0	0
		NAME	ON	Reserved	Reserved	Reserved	Reserved	DIS	nFLTMSK	OK
REG5	0x51	DEFAULT <sup>®</sup>	1	1	0	1	0	1	0	R
		NAME	Reserved	Reserved	VSET[5]	VSET[4]	VSET[3]	VSET[2]	VSET[1]	VSET[0]
REG6	0x58	DEFAULT <sup>®</sup>	0	0	0	1	0	1	0	0
5500	0.50	NAME	ON	Reserved	Reserved	Reserved	Reserved	DIS	nFLTMSK	OK
REG6	0x59	DEFAULT <sup>®</sup>	1	1	0	0	0	1	0	R
DE0=	0.00	NAME	Reserved	Reserved	VSET[5]	VSET[4]	VSET[3]	VSET[2]	VSET[1]	VSET[0]
REG7	0x60	DEFAULT <sup>®</sup>	0	1	1	1	1	0	0	1
DEGE	0.04	NAME	ON	Reserved	Reserved	Reserved	Reserved	DIS	nFLTMSK	OK
REG7	0x61	DEFAULT <sup>®</sup>	1	1	0	1	0	1	0	R
		NAME	Reserved	Reserved	VSET[5]	VSET[4]	VSET[3]	VSET[2]	VSET[1]	VSET[0]
REG8	0x68	DEFAULT <sup>®</sup>	0	1	0	1	0	1	0	0
		NAME	ON	Reserved	Reserved	Reserved	Reserved	DIS	nFLTMSK	OK
REG8	0x69									
	DEFAULT <sup>®</sup>	1	1	0	1	0	1	0	R	



### **GLOBAL REGISTER MAP CONT'D**

BI OCK	ADDRESS					BIT	S			
BLOCK	ADDRESS		D7	D6	D5	D4	D3	D2	D1	D0
DEGG	070	NAME	Reserved	Reserved	VSET[5]	VSET[4]	VSET[3]	VSET[2]	VSET[1]	VSET[0]
REG9	0x70	DEFAULT <sup>®</sup>	0	1	1	1	0	1	0	0
DEGG	074	NAME	ON	Reserved	Reserved	Reserved	Reserved	DIS	nFLTMSK	OK
REG9	0x71	DEFAULT <sup>®</sup>	1	1	0	0	0	1	0	R
DEC40	0.400	NAME	Reserved	Reserved	VSET[5]	VSET[4]	VSET[3]	VSET[2]	VSET[1]	VSET[0]
REG10	0x80	DEFAULT <sup>®</sup>	0	1	1	1	1	0	0	1
DEC40	004	NAME	ON	Reserved	Reserved	Reserved	Reserved	DIS	nFLTMSK	OK
REG10	0x81	DEFAULT <sup>®</sup>	1	1	0	1	0	1	0	R
DEC44	0,,00	NAME	Reserved	Reserved	VSET[5]	VSET[4]	VSET[3]	VSET[2]	VSET[1]	VSET[0]
REG11	0x90	DEFAULT <sup>®</sup>	0	1	1	0	0	1	0	0
DEC44	004	NAME	ON	Reserved	Reserved	Reserved	Reserved	DIS	nFLTMSK	OK
REG11	0x91	DEFAULT <sup>®</sup>	1	1	0	1	0	1	0	R
DEC42	0.40	NAME	Reserved	Reserved	VSET[5]	VSET[4]	VSET[3]	VSET[2]	VSET[1]	VSET[0]
REG12	0xA0	DEFAULT <sup>®</sup>	0	1	1	1	1	0	0	1
REG12	0xA1	NAME	ON	Reserved	Reserved	Reserved	Reserved	DIS	nFLTMSK	OK
REGIZ	UXAT	DEFAULT <sup>®</sup>	1	1	0	1	0	1	0	R
REG13	0xB1	NAME	ON	Reserved						
REGIS	UXDT	DEFAULT <sup>®</sup>	1	0	0	0	0	0	0	0
PB	0xC0	NAME	PBAMSK	PBDMSK	Reserved	Reserved	Reserved	Reserved	WDSREN	WDPCEN
ГБ	UXCU	DEFAULT <sup>®</sup>	0	0	0	0	0	0	0	0
PB	0xC1	NAME	INTADR [7]	INTADR [6]	INTADR [5]	INTADR [4]	INTADR [3]	INTADR [2]	INTADR [1]	INTADR [0]
ГБ	UXC I	DEFAULT <sup>®</sup>	R	R	R	R	R	R	R	R
PB	0xC2	NAME	PBASTAT	PBDSTAT	PBDAT	Reserved	Reserved	Reserved	Reserved	Reserved
ГБ	UXCZ	DEFAULT <sup>®</sup>	R	R	R	R	R	R	R	R
PB	0xC3	NAME	Reserved	SIPC						
10	0.00	DEFAULT <sup>®</sup>	0	0	0	0	0	0	0	0
PB	0xC5	NAME	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	PCSTAT	SRSTAT
10	0.00	DEFAULT <sup>®</sup>	0	0	0	0	0	0	R	R
GPIO6	0xE3	NAME	PWM6EN	FRE6[2]	FRE6[1]	FRE6[0]	DUTY6[3]	DUTY6[2]	DUTY6[1]	DUTY6[0]
GFIO	UXES	DEFAULT <sup>®</sup>	0	0	0	0	0	0	0	0
CDIOE	0vE4	NAME	PWM5EN	FRE5[2]	FRE5[1]	FRE5[0]	DUTY5[3]	DUTY5[2]	DUTY5[1]	DUTY5[0]
GPIO5	0xE4	DEFAULT <sup>®</sup>	0	0	0	0	0	0	0	0
00100	0.54	NAME	PWM3EN	FRE3[2]	FRE3[1]	FRE3[0]	DUTY3[3]	DUTY3[2]	DUTY3[1]	DUTY3[0]
GPIO3	0xF4	DEFAULT <sup>®</sup>	0	0	0	0	0	0	0	0
		NAME	PWM4EN	FRE4[2]	FRE4[1]	FRE4[0]	DUTY4[3]	DUTY4[2]	DUTY4[1]	DUTY4[0]
GPIO4	0xF5	DEFAULT <sup>®</sup>	0	0	0	0	0	0	0	0
		NAME	PWM1EN	FRE1[2]	FRE1[1]	FRE1[0]	DUTY1[3]	DUTY1[2]	DUTY1[1]	DUTY1[0]
GPIO1	0xE5	DEFAULT <sup>®</sup>	0	0	0	0	0	0	0	0
	<del> </del>									
GPIO2	0xF3	NAME	PWM2EN	FRE2[2]	FRE2[1]	FRE2[0]	DUTY2[3]	DUTY2[2]	DUTY2[1]	DUTY2[0]
		DEFAULT <sup>®</sup>	0	0	0	0	0	0	0	0



# **REGISTER AND BIT DESCRIPTIONS**

BLOCK	ADDRESS	BIT	NAME	ACCESS	DESCRIPTION
SYS	0x00	[7]	nBATLEVMSK	R/W	Battery Voltage Level Interrupt Mask. Set this bit to 1 to unmask the interrupt. See the <i>Programmable Battery Voltage Monitor</i> section for more information
SYS	0x00	[6]	nBATSTAT	R	Battery Voltage Status. Value is 1 when BATLEV interrupt is generated, value is 0 otherwise.
SYS	0x00	[5]	VBATDAT	R	Battery Voltage Monitor real time status. Value is 1 when VBAT < BATLEV, value is 0 otherwise.
SYS	0x00	[4]	-	R/W	Reserved.
SYS	0x00	[3:0]	BATLEV	R/W	Battery Voltage Detect Threshold. Defines the BATLEV voltage threshold. See the <i>Programmable Battary Voltage Monitor</i> section for more information.
SYS	0x01	[7]	nTMSK	R/W	Thermal Interrupt Mask. Set this bit to 1 to unmask the interrupt.
SYS	0x01	[6]	TSTAT	R	Thermal Interrupt Status. Value is 1 when a thermal interrupt is generated, value is 0 otherwise.
SYS	0x01	[5:0]	-	R/W	Reserved.
REG1	0x10	[7:6]	-	R	Reserved.
REG1	0x10	[5:0]	VSET0	R/W	Primary Output Voltage Selection. See the <i>Output Voltage</i> <i>Programming</i> section for more information
REG1	0x12	[7]	ON	R/W	Regulator Enable Bit. Set bit to 1 to enable the regulator, clear bit to 0 to disable the regulator.
REG1	0x12	[6:3]	-	R	Reserved.
REG1	0x12	[2]	PHASE	R/W	Regulator Phase Control. Set bit to 1 for the regulator to operate 180° out of phase with the oscillator, clear bit to 0 for the regulator to operate in phase with the oscillator.
REG1	0x12	[1]	nFLTMSK	R/W	Regulator Fault Mask Control. Set bit to 1 enable fault-interrupts, clear bit to 0 to disable fault-interrupts.
REG1	0x12	[0]	ОК	R	Regulator Power-OK Status. Value is 1 when output voltage exceeds the power-OK threshold, value is 0 otherwise.
REG2	0x20	[7:6]	-	R	Reserved.
REG2	0x20	[5:0]	VSET0	R/W	Primary Output Voltage Selection. Valid when VSEL is driven low. See the <i>Output Voltage Programming</i> section for more information
REG2	0x21	[7:6]	-	R	Reserved.
REG2	0x21	[5:0]	VSET1	R/W	Secondary Output Voltage Selection. Valid when VSEL is driven high. See the <i>Output Voltage Programming</i> section for more information.
REG2	0x22	[7]	ON	R/W	Regulator Enable Bit. Set bit to 1 to enable the regulator, clear bit to 0 to disable the regulator.
REG2	0x22	[6:3]	-	R	Reserved.
REG2	0x22	[2]	PHASE	R/W	Regulator Phase Control. Set bit to 1 for the regulator to operate 180° out of phase with the oscillator, clear bit to 0 for the regulator to operate in phase with the oscillator.
REG2	0x22	[1]	nFLTMSK	R/W	Regulator Fault Mask Control. Set bit to 1 enable fault-interrupts, clear bit to 0 to disable fault-interrupts.
REG2	0x22	[0]	ОК	R	Regulator Power-OK Status. Value is 1 when output voltage exceeds the power-OK threshold, value is 0 otherwise.
REG3	0x30	[7:6]	-	R	Reserved.
REG3	0x30	[5:0]	VSET0	R/W	Primary Output Voltage Selection. Valid when VSEL is driven low. See the <i>Output Voltage Programming</i> section for more information



BLOCK	ADDRESS	BIT	NAME	ACCESS	DESCRIPTION
REG3	0x32	[7]	ON	R/W	Regulator Enable Bit. Set bit to 1 to enable the regulator, clear bit to 0 to disable the regulator.
REG3	0x32	[6:3]	-	R	Reserved.
REG3	0x32	[2]	PHASE	R/W	Regulator Phase Control. Set bit to 1 for the regulator to operate 180° out of phase with the oscillator, clear bit to 0 for the regulator to operate in phase with the oscillator.
REG3	0x32	[1]	nFLTMSK	R/W Regulator Fault Mask Control. Set bit to 1 enable fault-interrupt clear bit to 0 to disable fault-interrupts.	
REG3	0x32	[0]	ОК	R	Regulator Power-OK Status. Value is 1 when output voltage exceeds the power-OK threshold, value is 0 otherwise.
REG4	0x40	[7:6]	-	R	Reserved.
REG4	0x40	[5:0]	VSET0	R/W	Primary Output Voltage Selection. Valid when VSEL is driven low. See the <i>Output Voltage Programming</i> section for more information
REG4	0x41	[7:6]	-	R	Reserved.
REG4	0x41	[5:0]	VSET1	R/W	Secondary Output Voltage Selection. Valid when VSEL is driven high. See the <i>Output Voltage Programming</i> section for more information.
REG4	0x42	[7]	ON	R/W	Regulator Enable Bit. Set bit to 1 to enable the regulator, clear bit to 0 to disable the regulator.
REG4	0x42	[6:3]	-	R	Reserved.
REG4	0x42	[2]	PHASE	R/W	Regulator Phase Control. Set bit to 1 for the regulator to operate 180° out of phase with the oscillator, clear bit to 0 for the regulator to operate in phase with the oscillator.
REG4	0x42	[1]	nFLTMSK	R/W	Regulator Fault Mask Control. Set bit to 1 enable fault-interrupts, clear bit to 0 to disable fault-interrupts.
REG4	0x42	[0]	ОК	R	Regulator Power-OK Status. Value is 1 when output voltage exceeds the power-OK threshold, value is 0 otherwise.
REG5	0x50	[7:6]	-	R	Reserved.
REG5	0x50	[5:0]	VSET	R/W	Output Voltage Selection. See the <i>Output Voltage Programming</i> section for more information.
REG5	0x51	[7]	ON	R/W	Regulator Enable Bit. Set bit to 1 to enable the regulator, clear bit to 0 to disable the regulator.
REG5	0x51	[6:3]	-	R	Reserved.
REG5	0x51	[2]	DIS	R/W	Output Discharge Control. When activated, LDO output is discharged to GA through 1.5k $\Omega$ resistor when in shutdown. Set bit to 1 to enable output voltage discharge in shutdown, clear bit to 0 to disable this function.
REG5	0x51	[1]	nFLTMSK	R/W	Regulator Fault Mask Control. Set bit to 1 enable fault-interrupts, clear bit to 0 to disable fault-interrupts.
REG5	0x51	[0]	ОК	R	Regulator Power-OK Status. Value is 1 when output voltage exceeds the power-OK threshold, value is 0 otherwise.
REG6	0x58	[7:6]	-	R	Reserved.
REG6	0x58	[5:0]	VSET	R/W	Output Voltage Selection. See the <i>Output Voltage Programming</i> section for more information.
REG6	0x59	[7]	ON	R/W	Regulator Enable Bit. Set bit to 1 to enable the regulator, clear bit to 0 to disable the regulator.
REG6	0x59	[6:3]	-	R	Reserved.
REG6	0x59	[2]	DIS	R/W	Output Discharge Control. When activated, LDO output is discharged to GA through 1.5k $\Omega$ resistor when in shutdown. Set bit to 1 to enable output voltage discharge in shutdown, clear bit to 0 to disable this function.



BLOCK	ADDRESS	BIT	NAME	ACCESS	DESCRIPTION
REG6	0x59	[1]	nFLTMSK	R/W	Regulator Fault Mask Control. Set bit to 1 enable fault-interrupts, clear bit to 0 to disable fault-interrupts.
REG6	0x59	[0]	ОК	R	Regulator Power-OK Status. Value is 1 when output voltage exceeds the power-OK threshold, value is 0 otherwise.
REG7	0x60	[7:6]	ı	R	Reserved.
REG7	0x60	[5:0]	VSET	R/W	Output Voltage Selection. See the <i>Output Voltage Programming</i> section for more information.
REG7	0x61	[7]	ON	R/W	Regulator Enable Bit. Set bit to 1 to enable the regulator, clear bit to 0 to disable the regulator.
REG7	0x61	[6:3]	-	R	Reserved.
REG7	0x61	[2]	DIS	R/W	Output Discharge Control. When activated, LDO output is discharged to GA through 1.5k $\Omega$ resistor when in shutdown. Set bit to 1 to enable output voltage discharge in shutdown, clear bit to 0 to disable this function.
REG7	0x61	[1]	nFLTMSK	R/W	Regulator Fault Mask Control. Set bit to 1 enable fault-interrupts, clear bit to 0 to disable fault-interrupts.
REG7	0x61	[0]	OK	R	Regulator Power-OK Status. Value is 1 when output voltage exceeds the power-OK threshold, value is 0 otherwise.
REG8	0x68	[7:6]	ı	R	Reserved.
REG8	0x68	[5:0]	VSET	R/W	Output Voltage Selection. See the <i>Output Voltage Programming</i> section for more information.
REG8	0x69	[7]	ON	R/W	Regulator Enable Bit. Set bit to 1 to enable the regulator, clear bit to 0 to disable the regulator.
REG8	0x69	[6:3]	ı	R	Reserved.
REG8	0x69	[2]	DIS	R/W	Output Discharge Control. When activated, LDO output is discharged to GA through 1.5k $\Omega$ resistor when in shutdown. Set bit to 1 to enable output voltage discharge in shutdown, clear bit to 0 to disable this function.
REG8	0x69	[1]	nFLTMSK	R/W	Regulator Fault Mask Control. Set bit to 1 enable fault-interrupts, clear bit to 0 to disable fault-interrupts.
REG8	0x69	[0]	ОК	R	Regulator Power-OK Status. Value is 1 when output voltage exceeds the power-OK threshold, value is 0 otherwise.
REG9	0x70	[7:6]	-	R	Reserved.
REG9	0x70	[5:0]	VSET	R/W	Output Voltage Selection. See the <i>Output Voltage Programming</i> section for more information.
REG9	0x71	[7]	ON	R/W	Regulator Enable Bit. Set bit to 1 to enable the regulator, clear bit to 0 to disable the regulator.
REG9	0x71	[6:3]	1	R	Reserved.
REG9	0x71	[2]	DIS	R/W	Output Discharge Control. When activated, LDO output is discharged to GA through 1.5k $\Omega$ resistor when in shutdown. Set bit to 1 to enable output voltage discharge in shutdown, clear bit to 0 to disable this function.
REG9	0x71	[1]	nFLTMSK	R/W	Regulator Fault Mask Control. Set bit to 1 enable fault-interrupts, clear bit to 0 to disable fault-interrupts.
REG9	0x71	[0]	ОК	R	Regulator Power-OK Status. Value is 1 when output voltage exceeds the power-OK threshold, value is 0 otherwise.
REG10	0x80	[7:6]	-	R	Reserved.
REG10	0x80	[5:0]	VSET	R/W	Output Voltage Selection. See the <i>Output Voltage Programming</i> section for more information.



BLOCK	ADDRESS	BIT	NAME	ACCESS	DESCRIPTION
REG10	0x81	[7]	ON	R/W	Regulator Enable Bit. Set bit to 1 to enable the regulator, clear bit to 0 to disable the regulator.
REG10	0x81	[6:3]	-	R	Reserved.
REG10	0x81	[2]	DIS	R/W	Output Discharge Control. When activated, LDO output is discharged to GA through 1.5k $\Omega$ resistor when in shutdown. Set bit to 1 to enable output voltage discharge in shutdown, clear bit to 0 to disable this function.
REG10	0x81	[1]	nFLTMSK	R/W	Regulator Fault Mask Control. Set bit to 1 enable fault-interrupts, clear bit to 0 to disable fault-interrupts.
REG10	0x81	[0]	ОК	R	Regulator Power-OK Status. Value is 1 when output voltage exceeds the power-OK threshold, value is 0 otherwise.
REG11	0x90	[7:6]	i	R	Reserved.
REG11	0x90	[5:0]	VSET	R/W	Output Voltage Selection. See the <i>Output Voltage Programming</i> section for more information.
REG11	0x91	[7]	ON	R/W	Regulator Enable Bit. Set bit to 1 to enable the regulator, clear bit to 0 to disable the regulator.
REG11	0x91	[6:3]	i	R	Reserved.
REG11	0x91	[2]	DIS	R/W	Output Discharge Control. When activated, LDO output is discharged to GA through $1.5k\Omega$ resistor when in shutdown. Set bit to 1 to enable output voltage discharge in shutdown, clear bit to 0 to disable this function.
REG11	0x91	[1]	nFLTMSK	R/W	Regulator Fault Mask Control. Set bit to 1 enable fault-interrupts, clear bit to 0 to disable fault-interrupts.
REG11	0x91	[0]	ОК	R	Regulator Power-OK Status. Value is 1 when output voltage exceeds the power-OK threshold, value is 0 otherwise.
REG12	0xA0	[7:6]	ı	R	Reserved.
REG12	0xA0	[5:0]	VSET	R/W	Output Voltage Selection. See the <i>Output Voltage Programming</i> section for more information.
REG12	0xA1	[7]	ON	R/W	Regulator Enable Bit. Set bit to 1 to enable the regulator, clear bit to 0 to disable the regulator.
REG12	0xA1	[6:3]	ı	R	Reserved.
REG12	0xA1	[2]	DIS	R/W	Output Discharge Control. When activated, LDO output is discharged to GA through 1.5k $\Omega$ resistor when in shutdown. Set bit to 1 to enable output voltage discharge in shutdown, clear bit to 0 to disable this function.
REG12	0xA1	[1]	nFLTMSK	R/W	Regulator Fault Mask Control. Set bit to 1 enable fault-interrupts, clear bit to 0 to disable fault-interrupts.
REG12	0xA1	[0]	ОК	R	Regulator Power-OK Status. Value is 1 when output voltage exceeds the power-OK threshold, value is 0 otherwise.
REG13	0xB1	[7]	ON	R/W	Regulator Enable Bit. Set bit to 1 to enable the regulator, clear bit to 0 to disable the regulator.
REG13	0xB1	[6:0]	-	R	Reserved.
РВ	0xC0	7	nPBAMSK	R/W	nPBIN Assertion Interrupt Control. Set this bit to 1 to generate an interrupt when nPBIN is asserted.
РВ	0xC0	6	nPBDMSK	R/W	nPBIN De-assertion Interrupt Control. Set this bit to 1 to generate an interrupt when nPBIN is de-asserted.



BLOCK	ADDRESS	BIT	NAME	ACCESS	DESCRIPTION
PB	0xC0	[5:2]	-	R	Reserved.
РВ	0xC0	1	WDSREN	R/W	Watchdog Soft-Reset Enable. Set this bit to 1 to enable watchdog function. When the watchdog timer expires, the PMU commences a soft-reset routine. This bit is automatically reset to 0 when entering sleep mode.
РВ	0xC0	0	WDPCEN	R/W	Watchdog Power-Cycle Enable. Set this bit to 1 to enable watchdog function. When watchdog timer expires, the PMU commence a power cycle. This bit is automatically reset to 0 when entering sleep mode.
РВ	0xC1	[7:0]	INTADR	R	Interrupt Address. It holds the address of the block that triggers the interrupt. This byte defaults to 0xFF and is automatically set to 0xFF after being read. Bit 7 is the MSB while Bit 0 is the LSB.
РВ	0xC2	7	PBASTAT	R	nPBIN Assertion Interrupt Status. The value of this bit is 1 if the nPBIN Assertion Interrupt is triggered.
РВ	0xC2	6	PBDSTAT	R	nPBIN De-assertion Interrupt Status. The value of this bit is 1 if the nPBIN De-assertion Interrupt is triggered.
РВ	0xC2	5	PBASTAT	R	nPBIN Status bit. This bit contains the real-time status of the nPBIN pin. The value of this bit is 1 if nPBIN is asserted, and is 0 if nPBIN is de-asserted.
PB	0xC2	[4:0]	-	R	Reserved.
PB	0xC3	[7:1]	-	R	Reserved.
РВ	0xC3	0	SIPC	R/W	Software Initiated Power Cycle. When this bit is set, the PMU commences a power cycle after 8ms delay.
PB	0xC5	[7:2]	-	R	Reserved.
РВ	0xC5	1	PCSTAT	R/W	Power-cycle Flag. The value of this bit is 1 after a power cycle. This bit is automatically cleared to 0 after read.
РВ	0xC5	0	SRSTAT	R/W	Soft-reset Flag. The value of this bit is 1 after a soft-reset. This bit is automatically cleared to 0 after read.
GPIO6	0xE3	[7]	PWM6EN	R/W	PWM Function Enable. Set 1 to enable PWM function of GPIO6.
GPIO6	0xE3	[6:4]	FRE6	R/W	PWM Frequency Selection Bits for GPIO6. See the Table 6 for code to frequency cross.
GPIO6	0xE3	[3:0]	DUTY6	R/W	Duty Cycle Selection Bits for GPIO6. See the Table 7 for code to duty cross.
GPIO5	0xE4	[7]	PWM5EN	R/W	PWM Function Enable. Set 1 to enable PWM function of GPIO5.
GPIO5	0xE4	[6:4]	FRE5	R/W	PWM Frequency Selection Bits for GPIO5. See the Table 6 for code to frequency cross.
GPIO5	0xE4	[3:0]	DUTY5	R/W	Duty Cycle Selection Bits for GPIO5. See the Table 7 for code to duty cross.
GPIO3	0xF4	[7]	PWM3EN	R/W	PWM Function Enable. Set 1 to enable PWM function of GPIO3.
GPIO3	0xF4	[6:4]	FRE3	R/W	PWM Frequency Selection Bits for GPIO3. See the Table 6 for code to frequency cross.
GPIO3	0xF4	[3:0]	DUTY3	R/W	Duty Cycle Selection Bits for GPIO3. See the Table 7 for code to duty cross.
GPIO4	0xF5	[7]	PWM4EN	R/W	PWM Function Enable. Set 1 to enable PWM function of GPIO4.
GPIO4	0xF5	[6:4]	FRE4	R/W	PWM Frequency Selection Bits for GPIO4. See the Table 6 for code to frequency cross.
GPIO4	0xF5	[3:0]	DUTY4	R/W	Duty Cycle Selection Bits for GPIO4. See the Table 7 for code to duty cross.



BLOCK	ADDRESS	BIT	NAME	ACCESS	DESCRIPTION
GPIO1	0xE5	[7]	PWM1EN	R/W	PWM Function Enable. Set 1 to enable PWM function of GPIO1.
GPIO1	0xE5	[6:4]	FRE1	R/W	PWM Frequency Selection Bits for GPIO1. See the Table 6 for code to frequency cross.
GPIO1	0xE5	[3:0]	DUTY1	R/W	Duty Cycle Selection Bits for GPIO1. See the Table 7 for code to duty cross.
GPIO2	0xF3	[7]	PWM2EN	R/W	PWM Function Enable. Set 1 to enable PWM function of GPIO2.
GPIO2	0xF3	[6:4]	FRE2	R/W	PWM Frequency Selection Bits for GPIO2. See the Table 6 for code to frequency cross.
GPIO2	0xF3	[3:0]	DUTY2	R/W	Duty Cycle Selection Bits for GPIO2. See the Table 7 for code to duty cross.

- 16 -



### SYSTEM CONTROL ELECTRICAL CHARACTERISTICS

 $(V_{INL2} = 3.6V, T_A = 25^{\circ}C, unless otherwise specified.)$ 

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Input Voltage Range		3.0		5.5	V
UVLO Threshold Voltage	V <sub>INL2</sub> Rising	2.6	2.8	3.0	V
UVLO Hysteresis	V <sub>INL2</sub> Hysteresis		200		mV
Operating Supply Current	All Regulators Enabled but no load		0.6	1.2	mA
Shutdown Supply Current	All Regulators Disabled except REG13		10	20	μΑ
Oscillator Frequency		2.0	2.25	2.5	MHz
Logic High Input Voltage		1.4			V
Logic Low Input Voltage				0.4	V
Leakage Current	V[nIRQ] = V[nRSTO] = 4.2V			1	μΑ
Low Level Output Voltage	nIRQ, nRSTO, ISINK = 5mA			0.3	V
Thermal Shutdown Temperature	Temperature rising		160		°C
Thermal Shutdown Hysteresis			20		°C



### STEP-DOWN DC/DC ELECTRICAL CHARACTERISTICS

 $(V_{VP1} = V_{VP2} = V_{VP3} = V_{VP4} = 3.6V, T_A = 25^{\circ}C, unless otherwise specified.)$ 

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
Operating Voltage Range		2.7		5.5	V
UVLO Threshold	Input Voltage Rising	2.5	2.6	2.7	V
UVLO Hysteresis	Input Voltage Falling		100		mV
Standby Supply Current	V <sub>OUT</sub> = 103%, Regulator Enabled		72	100	μΑ
Shutdown Current	V <sub>VP</sub> = 5.5V, Regulator Disabled		0	2	μΑ
0 1 11/1 1	V <sub>OUT</sub> ≥ 1.0V, I <sub>OUT</sub> = 10mA	-1%	$V_{NOM}^{\mathbb{O}}$	1%	V
Output Voltage Accuracy	V <sub>OUT</sub> < 1.0V, I <sub>OUT</sub> = 10mA	-10		10	mV
Line Regulation	$V_{VP} = Max (V_{NOM}^{\odot} + 1V, 3.2V) \text{ to } 5.5V$		0.15		%/V
Load Regulation REG1/4	I <sub>OUT</sub> = 10mA to IMAX <sup>©</sup>		1.70		%/A
Load Regulation REG2/3	I <sub>OUT</sub> = 10mA to IMAX <sup>©</sup>		1.00		%/A
Power Good Threshold	V <sub>OUT</sub> Rising		93		%V <sub>NOM</sub>
Power Good Hysteresis	V <sub>OUT</sub> Falling		2		%V <sub>NOM</sub>
	V <sub>OUT</sub> ≥ 20% of V <sub>NOM</sub>	2	2.25	2.5	MHz
Switching Frequency	V <sub>OUT</sub> = 0V		550		kHz
Soft-Start Period			400		μs
Minimum On-Time			75		ns
REG1 AND REG4	<u> </u>	•			
Maximum Output Current		1.3			Α
Current Limit		1.6	2.1	2.6	Α
PMOS On-Resistance	I <sub>SW</sub> = -100mA		0.14		Ω
NMOS On-Resistance	I <sub>SW</sub> = 100mA		0.08		Ω
SW Leakage Current	V <sub>VP</sub> = 5.5V, V <sub>SW</sub> = 0 or 5.5V		0	2	μΑ
Input Capacitor			4.7		μF
Output Capacitor			33		μF
Power Inductor		1.0	2.2	3.3	μH
REG2 AND REG3	•				
Maximum Output Current		1.8			Α
Current Limit		2.3	2.8	3.4	Α
PMOS On-Resistance	I <sub>SW</sub> = -100mA		0.095		Ω
NMOS On-Resistance	I <sub>SW</sub> = 100mA		0.08		Ω
SW Leakage Current	$V_{VP} = 5.5V$ , $V_{SW} = 0$ or $5.5V$		0	2	μΑ
Input Capacitor			10		μF
Output Capacitor			44		μF
Power Inductor		0.5	1	2.2	μH

 $<sup>\</sup>odot$ :  $V_{NOM}$  refers to the nominal output voltage level for  $V_{OUT}$  as defined by the *Ordering Information* section.

②: IMAX Maximum Output Current.



#### LOW-NOISE LDO ELECTRICAL CHARACTERISTICS

 $(V_{\text{INL1}} = V_{\text{INL2}} = 3.6V, C_{\text{OUT5}} = C_{\text{OUT6}} = C_{\text{OUT7}} = C_{\text{OUT8}} = C_{\text{OUT9}} = 2.2 \mu\text{F}, T_{\text{A}} = 25^{\circ}\text{C}, unless otherwise specified.})$ 

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Operating Voltage Range		2.5		5.5	V
Outrot Vallage Assures	V <sub>OUT</sub> ≥ 1.0V, I <sub>OUT</sub> = 10mA	-1	$V_{NOM}^{\oplus}$	1	%
Output Voltage Accuracy	V <sub>OUT</sub> < 1.0V, I <sub>OUT</sub> = 10mA	-10		10	mV
Line Regulation	$V_{INL}$ = Max ( $V_{OUT}$ + 0.5V, 3.6V) to 5.5V		0.5		mV
Load Regulation	I <sub>OUT</sub> = 1mA to IMAX <sup>©</sup>		0.1		V/A
Power Supply Rejection Ratio	$f = 1kHz, I_{OUT} = 20mA, V_{OUT} = 1.2V$		75		dB
Power Supply Rejection Ratio	$f = 10kHz, I_{OUT} = 20mA, V_{OUT} = 1.2V$		65		ив
Supply Current per Output	Regulator Enabled		25		
Supply Current per Output	Regulator Disabled		0	2	μA
Soft-Start Period	V <sub>OUT</sub> = 3.0V		140		μs
Power Good Threshold	V <sub>OUT</sub> Rising		92		%
Power Good Hysteresis	V <sub>OUT</sub> Falling		3.5		%
Output Noise	$I_{OUT}$ = 20mA, f = 10Hz to 100kHz, $V_{OUT}$ = 1.2V		30		μV <sub>RMS</sub>
Discharge Resistance	LDO Disabled, DIS[] = 1		1.5		kΩ
LDO rated at 150mA (REG5 & RI	EG6)				
Dropout Voltage <sup>®</sup>	I <sub>OUT</sub> = 80mA, V <sub>OUT</sub> > 3.1V		140	280	mV
Maximum Output Current		150			mA
Current Limit®	V <sub>OUT</sub> = 95% of regulation voltage	180			mA
Recommend Output Capacitor			2.2		μF
LDO rated at 350mA (REG7, REG	G8 & REG9)	•			•
Dropout Voltage®	I <sub>OUT</sub> = 160mA, V <sub>OUT</sub> > 3.1V		140	280	mV
Maximum Output Current		350			mA
Current Limit®	V <sub>OUT</sub> = 95% of regulation voltage	400			mA
Recommend Output Capacitor			2.2		μF

 $<sup>\</sup>odot$ :  $V_{NOM}$  refers to the nominal output voltage level for  $V_{OUT}$  as defined by the *Ordering Information* section.

<sup>2:</sup> IMAX Maximum Output Current.

③: Dropout Voltage is defined as the differential voltage between input and output when the output voltage drops 100mV below the regulation voltage (for 3.1V output voltage or higher).

The state of th Under heavy overload conditions the output current limit folds back by 50% (typ.).



#### LOW-INPUT VOLTAGE LDO ELECTRICAL CHARACTERISTICS

 $(V_{INL3} = 3.6V, C_{OUT10} = C_{OUT11} = C_{OUT12} = 2.2\mu F, T_A = 25^{\circ}C$ , unless otherwise specified.)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
Operating Voltage Range		1.7		5.5	V	
Outset Maltage Assurance	V <sub>OUT</sub> ≥ 1.0V, I <sub>OUT</sub> = 10mA	-1	$V_{\text{NOM}}{}^{\tiny\textcircled{\tiny{1}}}$	1	%	
Output Voltage Accuracy	V <sub>OUT</sub> < 1.0V, I <sub>OUT</sub> = 10mA	-10		10	mV	
Line Regulation	$V_{INL}$ = Max ( $V_{OUT}$ + 0.5V, 3.6V) to 5.5V		0.5		mV	
Load Regulation	I <sub>OUT</sub> = 1mA to IMAX <sup>©</sup>		0.1		V/A	
Power Supply Rejection Ratio	$f = 1kHz, I_{OUT} = 20mA, V_{OUT} = 1.2V$		50		dB	
Fower Supply Rejection Ratio	$f = 10kHz, I_{OUT} = 20mA, V_{OUT} = 1.2V$		40		uБ	
Supply Current per Output	Regulator Enabled		22		μA	
Supply Current per Output	Regulator Disabled		0	2	μs	
Soft-Start Period	V <sub>OUT</sub> = 3.0V		100		μs	
Power Good Threshold	V <sub>OUT</sub> Rising		92		%	
Power Good Hysteresis	V <sub>OUT</sub> Falling		3.5		%	
Output Noise	$I_{OUT}$ = 20mA, f = 10Hz to 100kHz, $V_{OUT}$ = 1.2V		30		$\mu V_{RMS}$	
Discharge Resistance	LDO Disabled, DIS[] = 1		1.5		kΩ	
LDO rated at 150mA (REG10)						
Dropout Voltage®	$I_{OUT} = 80 \text{mA}, V_{OUT} > 3.1 \text{V}$		100	200	mV	
Maximum Output Current		150			mA	
Current Limit®	V <sub>OUT</sub> = 95% of regulation voltage	180			mA	
Recommend Output Capacitor			2.2		μF	
LDO rated at 350mA (REG11 & F	REG12)					
Dropout Voltage®	I <sub>OUT</sub> = 160mA, V <sub>OUT</sub> > 3.1V		100	200	mV	
Maximum Output Current		350			mA	
Current Limit®	V <sub>OUT</sub> = 95% of regulation voltage	400			mA	
Recommend Output Capacitor			2.2		μF	

 $<sup>\</sup>odot$ :  $V_{NOM}$  refers to the nominal output voltage level for  $V_{OUT}$  as defined by the *Ordering Information* section.

②: IMAX Maximum Output Current.

<sup>3:</sup> Dropout Voltage is defined as the differential voltage between input and output when the output voltage drops 100mV below the regulation voltage (for 3.1V output voltage or higher).

<sup>4:</sup> LDO current limit is defined as the output current at which the output voltage drops to 95% of the respective regulation voltage. Under heavy overload conditions the output current limit folds back by 50% (typ.).



# LOW-POWER(ALWAYS-ON) LDO ELECTRICAL CHARACTERISTICS

(V<sub>INL1</sub> = 3.6V,  $C_{OUT13}$  = 1 $\mu$ F,  $T_A$  = 25°C, unless otherwise specified.)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
REG13					
Operating Voltage Range		2.5		5.5	V
Output Voltage Accuracy		-3	$V_{NOM}^{\oplus}$	3	%
Line Regulation	VINL1 = Max (VOUT + 0.2V, 2.5V) to 5.5V		13		mV
Supply Current from VINL1			5		μΑ
Maximum Output current		50			mA
Recommend Output Capacitor		0.47			μF

### **PWM LED DRIVER ELECTRICAL CHARACTERISTICS**

( $V_{INL2}$  = 3.6V,  $T_A$  = 25°C, unless otherwise specified.)


PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Output Current	100% Duty Cycle	6	10	16	mA
Output Low Voltage	Feed in with 6mA			0.35	V
Leakage Current	Sinking from 5.5V source			1	μΑ
PWM Frequency	FRE[2:0] = 000		0.25		Hz
PWM Duty Adjustment	DUTY[3:0] = 0000 to 1111	6.25		100	%


 $<sup>\</sup>odot$ :  $V_{NOM}$  refers to the nominal output voltage level for  $V_{OUT}$  as defined by the *Ordering Information* section.





#### TYPICAL PERFORMANCE CHARACTERISTICS


(T<sub>A</sub> = 25°C, unless otherwise specified.)




















#### TYPICAL PERFORMANCE CHARACTERISTICS CONT'D


(T<sub>A</sub> = 25°C, unless otherwise specified.)




















#### TYPICAL PERFORMANCE CHARACTERISTICS CONT'D

(T<sub>A</sub> = 25°C, unless otherwise specified.)















#### TYPICAL PERFORMANCE CHARACTERISTICS CONT'D


(T<sub>A</sub> = 25°C, unless otherwise specified.)














Copyright © 2015 Active-Semi, Inc.