

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









ACT8865

Rev 2, 11-Feb-14

Advanced PMU for Atmel SAMA5D3 Series & SAM9 Series Processors

FEATURES

- Three Step-Down DC/DC Converters
- Four Low-Dropout Linear Regulators
- I²C[™] Serial Interface
- Advanced Enable/Disable Sequencing Controller
- Minimal External Components
- Tiny 4×4mm TQFN44-32 Package
 - 0.75mm Package Height
 - Pb-Free and RoHS Compliant

GENERAL DESCRIPTION

The ACT8865 is a complete, cost effective, highly-efficient *ActivePMU*TM power management solution, optimized for the unique power, voltage-sequencing, and control requirements of the Atmel SAMA5D3 series: SAMA5D[31/33/34/35/36] and SAM9 series: SAM9G[15/25/35/45/46]; SAM9X[25/35], SAM9M[10/11], SAM9N[11/12] processors. It is ideal

for a wide range of high performance portable handheld applications such as human-machine interfaces, control panels, smart grid infrastructures, network gateways, M2M systems, 2D barcode scanners, barcode printers, machine vision equipment, as well as home and commercial building automations, POS terminals, medical devices and white goods.

This device features three step-down DC/DC converters and four low-noise, low-dropout linear regulators.

The three DC/DC converters utilize a high-efficiency, fixed-frequency (2MHz), current-mode PWM control architecture that requires a minimum number of external components. Two DC/DCs are capable of supplying up to 1150mA of output current, while the third supports up to 1300mA. All four low-dropout linear regulators are high-performance, low-noise, regulators that supply up to 320mA.

The ACT8865 is available in a compact, Pb-Free and RoHS-compliant TQFN44-32 package.

TYPICAL APPLICATION DIAGRAM







TABLE OF CONTENTS

| General Information | p. 01 |
|---|-------|
| Functional Block Diagram | p. 03 |
| Ordering Information | p. 04 |
| Pin Configuration | |
| Pin Descriptions | p. 05 |
| Absolute Maximum Ratings | |
| I ² C Interface Electrical Characteristics | |
| Global Register Map | • |
| Register and Bit Descriptions | |
| System Control Electrical Characteristics | |
| Step-Down DC/DC Electrical Characteristics | • |
| Low-Noise LDO Electrical Characteristics | |
| Typical Performance Characteristics | |
| System control information | n 21 |
| Control Signals | • |
| Push-Button Control | |
| Control Sequences(1) | |
| | |
| Functional Description | p. 24 |
| Voltage Monitor and Interrupt | n 24 |
| Thermal Shutdown | |
| | · |
| Step-Down DC/DC Regulators | |
| General Description | |
| 100% Duty Cycle OperationSynchronous Rectification | |
| Soft-Start | |
| Compensation | |
| Configuration Options | |
| OK[] and Output Fault Interrupt | |
| PCB Layout Considerations | |
| · · · · · · · · · · · · · · · · · · · | P - |
| Low-Noise, Low-Dropout Linear Regulators | |
| General Description | |
| Output Current Limit | |
| Compensation | |
| Configuration Options | p. 27 |
| OK[] and Output Fault Interrupt | |
| PCB Layout Considerations | p. 28 |
| TQFN44-32 Package Outline and Dimensions | p. 29 |
| | |
| Revision History | p. 30 |



FUNCTIONAL BLOCK DIAGRAM




- 3 -




ORDERING INFORMATION⁰²³

| PART NUMBER | V _{OUT1} | V _{OUT2} | V _{OUT3} | V _{OUT4} | V _{OUT5} | V _{OUT6} | V _{OUT7} | PACKAGE | PINS | TEMPERATURE RANGE |
|----------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-----------|------|----------------------|
| ACT8865QI303-T | 1.8V | 1.2V@ | 3.3V | 0.6V | 0.6V | 0.6V | 0.6V | TQFN44-32 | 32 | -40°C to +85°C |

- ①: All Active-Semi components are RoHS Compliant and with Pb-free plating unless specified differently. The term Pb-free means semiconductor products that are in compliance with current RoHS (Restriction of Hazardous Substances) standards.
- ②: Standard product options are identified in this table. Contact factory for custom options, minimum order quantity is 12,000 units.
- 4: $V_{OUT2} = 1.2V @VSEL=0$ and $V_{OUT2} = 1.0V @VSEL=VIN$



PIN CONFIGURATION



Thin - QFN (TQFN44-32)

 I^2C^{TM} is a trademark of NXP.

- 4 -



PIN DESCRIPTIONS

| PIN | NAME | DESCRIPTION | | | | | | | |
|-----|---------|---|--|--|--|--|--|--|--|
| 1 | OUT1 | Output Feedback Sense for REG1. Connect this pin directly to the output node to connect the internal feedback network to the output voltage. | | | | | | | |
| 2 | GA | Analog Ground. Connect GA directly to a quiet ground node. Connect GA, GP1,GP2 and GP3 together at a single point as close to the IC as possible. | | | | | | | |
| 3 | OUT4 | Output Voltage for REG4. Capable of delivering up to 320mA of output current. Connect a ceramic capacitor from OUT4 to GA. The output is discharged to GA with 1.5k Ω resistor w disabled. | | | | | | | |
| 4 | OUT5 | Output Voltage for REG5. Capable of delivering up to 320mA of output current. Connect a $3.3\mu F$ ceramic capacitor from OUT5 to GA. The output is discharged to GA with $1.5k\Omega$ resistor when disabled. | | | | | | | |
| 5 | INL45 | Power Input for REG4 and REG5. Bypass to GA with a high quality ceramic capacitor placed as close to the IC as possible. | | | | | | | |
| 6 | INL67 | Power Input for REG6 and REG7. Bypass to GA with a high quality ceramic capacitor placed as close to the IC as possible. | | | | | | | |
| 7 | OUT6 | Output Voltage for REG6. Capable of delivering up to 320mA of output current. Connect a $3.3\mu F$ ceramic capacitor from OUT6 to GA. The output is discharged to GA with $1.5k\Omega$ resistor when disabled. | | | | | | | |
| 8 | OUT7 | Output Voltage for REG7. Capable of delivering up to 320mA of output current. Connect a 3.3μF ceramic capacitor from OUT7 to GA. The output is discharged to GA with 1.5kΩ resistor when disabled. | | | | | | | |
| 9 | nPBIN | Master Enable Input. Drive nPBIN to GA through a $50k\Omega$ resistor to enable the IC, drive nPBIN directly to GA to assert a manual reset condition. Refer to the <i>nPBIN Multi-Function Input</i> section for more information. nPBIN is internally pulled up to V_{VDDREF} through a $35k\Omega$ resistor. | | | | | | | |
| 10 | PWRHLD | Power Hold Input. Refer to the Control Sequences section for more information. | | | | | | | |
| 11 | nRSTO | Active Low Reset Output. See the nRSTO Output section for more information. | | | | | | | |
| 12 | nIRQ | Open-Drain Interrupt Output. nIRQ asserts any time an unmasked fault condition exists or an interrupt occurs. See the <i>nIRQ Output</i> section for more information. | | | | | | | |
| 13 | nPBSTAT | Active-Low Open-Drain Push-Button Status Output. nPBSTAT is asserted low whenever the nPBIN is pushed, and is high-Z otherwise. See the <i>nPBSTAT Output</i> section for more information. | | | | | | | |
| 14 | GP3 | Power Ground for REG3. Connect GA, GP1, GP2, and GP3 together at a single point as close to the IC as possible. | | | | | | | |
| 15 | SW3 | Switching Node Output for REG3. Connect this pin to the switching end of the inductor. | | | | | | | |
| 16 | VP3 | Power Input for REG3. Bypass to GP3 with a high quality ceramic capacitor placed as close to the IC as possible. | | | | | | | |
| 17 | PWREN | Power Enable Input. Refer to the Control Sequences section for more information. | | | | | | | |
| 18 | NC1 | Not Connected. Not internally connected. | | | | | | | |
| 19 | OUT3 | Output Feedback Sense for REG3. Connect this pin directly to the output node to connect the internal feedback network to the output voltage. | | | | | | | |
| 20 | VSEL | Step-Down DC/DCs Output Voltage Selection. Drive to logic low to select default output voltage. Drive to logic high to select secondary output voltage. See the <i>Output Voltage Programming</i> section for more information. | | | | | | | |
| 21 | SCL | Clock Input for I ² C Serial Interface. | | | | | | | |
| 22 | SDA | Data Input for I ² C Serial Interface. Data is read on the rising edge of SCL. | | | | | | | |
| | | ı | | | | | | | |



PIN DESCRIPTIONS CONT'D

| PIN | NAME | DESCRIPTION |
|-----|--------|---|
| 23 | VDDREF | Power supply for the internal reference. Connect this pin directly to the system power supply. Bypass VDDREF to GA with a 100nF capacitor placed as close to the IC as possible. Star connection with VP1, VP2 and VP3 preferred. |
| 24 | OUT2 | Output Feedback Sense for REG2. Connect this pin directly to the output node to connect the internal feedback network to the output voltage. |
| 25 | NC2 | Not Connected. Not internally connected. |
| 26 | VP2 | Power Input for REG2 and System Control. Bypass to GP2 with a high quality ceramic capacitor placed as close to the IC as possible. |
| 27 | SW2 | Switching Node Output for REG2. Connect this pin to the switching end of the inductor. |
| 28 | GP2 | Power Ground for REG2. Connect GA, GP1,GP2 and GP3 together at a single point as close to the IC as possible. |
| 29 | GP1 | Power Ground for REG1. Connect GA, GP1,GP2 and GP3 together at a single point as close to the IC as possible. |
| 30 | SW1 | Switching Node Output for REG1. Connect this pin to the switching end of the inductor. |
| 31 | VP1 | Power Input for REG1. Bypass to GP1 with a high quality ceramic capacitor placed as close to the IC as possible. |
| 32 | REFBP | Reference Bypass. Connect a 0.047µF ceramic capacitor from REFBP to GA. This pin is discharged to GA in shutdown. |
| EP | EP | Exposed Pad. Must be soldered to ground on PCB. |



ABSOLUTE MAXIMUM RATINGS®

| PARAMETER | VALUE | UNIT |
|---|-------------------------------------|------|
| VP1 to GP1, VP2 to GP2, VP3 to GP3 | -0.3 to + 6 | V |
| INL, VDDREF to GA | -0.3 to + 6 | V |
| nPBIN, SCL, SDA, REFBP, PWRHLD, PWREN, VSEL to GA | -0.3 to (V _{VDDREF} + 0.3) | V |
| nRSTO, nIRQ, nPBSTAT to GA | -0.3 to + 6 | V |
| SW1, OUT1 to GP1 | -0.3 to (V _{VP1} + 0.3) | V |
| SW2, OUT2 to GP2 | -0.3 to (V _{VP2} + 0.3) | V |
| SW3, OUT3 to GP3 | -0.3 to (V _{VP3} + 0.3) | V |
| OUT4, OUT5, OUT6, OUT7 to GA | -0.3 to (V _{INL} + 0.3) | V |
| GP1, GP2, GP3 to GA | -0.3 to + 0.3 | V |
| Junction to Ambient Thermal Resistance (θ _{JA}) | 27.5 | °C/W |
| Operating Ambient Temperature | -40 to 85 | °C |
| Maximum Junction Temperature | 125 | °C |
| Storage Temperature | -65 to 150 | °C |
| Lead Temperature (Soldering, 10 sec) | 300 | °C |

①: Do not exceed these limits to prevent damage to the device. Exposure to absolute maximum rating conditions for long periods may affect device reliability.




I²C INTERFACE ELECTRICAL CHARACTERISTICS

(V $_{\rm VP1}$ = V $_{\rm VP2}$ = V $_{\rm VP3}$ = 3.6V, T $_{\rm A}$ = 25°C, unless otherwise specified.)

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|--------------------------------------|--|------|-----|------|------|
| SCL, SDA Input Low | V_{VDDREF} = 3.1V to 5.5V, T_A = -40°C to 85°C | | | 0.35 | V |
| SCL, SDA Input High | V_{VDDREF} = 3.1V to 5.5V, T_A = -40°C to 85°C | 1.55 | | | V |
| SDA Leakage Current | | | | 1 | μΑ |
| SCL Leakage Current | | | 1 | 2 | μΑ |
| SDA Output Low | I _{OL} = 5mA | | | 0.35 | V |
| SCL Clock Period, t _{SCL} | | 1.5 | | | μs |
| SDA Data Setup Time, t _{SU} | | 100 | | | ns |
| SDA Data Hold Time, t _{HD} | | 300 | | | ns |
| Start Setup Time, t _{ST} | For Start Condition | 100 | • | | ns |
| Stop Setup Time, t _{SP} | For Stop Condition | 100 | | | ns |

Figure 1: I²C Compatible Serial Bus Timing





GLOBAL REGISTER MAP

| CUEDUE | | | BITS | | | | | | | | | | |
|---|--|----------------------|----------|----------|------------|---|-----------|-----------|--|-----------|--|--|--|
| OUIPUI | ADDRESS | | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | | | |
| CVC | 0,,00 | NAME | TRST | nSYSMODE | nSYSLEVMSK | nSYSSTAT | SYSLEV[3] | SYSLEV[2] | SYSLEV[1] | SYSLEV[0] | | | |
| | UXUU | DEFAULT [®] | 1 | 1 | 0 | R | 0 | 1 | 1 | 1 | | | |
| CVC | 0,01 | NAME | Reserved | Reserved | MSTROFF | Reserved | SCRATCH | SCRATCH | Reserved | SCRATCH | | | |
| 515 | UXU I | DEFAULT [®] | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | | |
| DEC1 | 0v20 | NAME | Reserved | Reserved | VSET1[5] | VSET1[4] | VSET1[3] | VSET1[2] | VSET1[1] | VSET1[0] | | | |
| SYS C SYS C REG1 C REG1 C REG1 C REG2 C REG2 C REG3 C REG3 C REG3 C REG4 C REG4 C REG5 C REG5 C REG6 C REG7 C | 0.00 | DEFAULT [®] | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | | | |
| SYS 0x0 REG1 0x2 REG1 0x2 REG1 0x2 REG2 0x3 REG2 0x3 REG2 0x3 REG3 0x4 REG3 0x4 REG3 0x4 REG4 0x5 REG4 0x5 REG5 0x5 REG5 0x5 REG6 0x6 REG6 0x6 REG7 0x6 | 0.21 | NAME | Reserved | Reserved | VSET2[5] | VSET2[4] | VSET2[3] | VSET2[2] | VSET2[1] | VSET2[0] | | | |
| REGI | UXZI | DEFAULT [®] | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | | | |
| SYS (1) SYS (2) REG1 (2) REG1 (2) REG2 (2) REG2 (2) REG3 (2) REG3 (2) REG3 (2) REG4 (2) REG5 (2) REG5 (2) REG6 (2) REG6 (2) | 0,422 | NAME | ON | PHASE | MODE | DELAY[2] | DELAY[1] | DELAY[0] | nFLTMSK | OK | | | |
| | UXZZ | DEFAULT [®] | 0 | 0 | 1 | 0 | 0 | 1 | 0 | R | | | |
| DEC3 | 0x00 NAM DEFAL 0x21 NAM DEFAL 0x21 NAM DEFAL 0x22 NAM DEFAL 0x30 DEFAL 0x31 NAM DEFAL 0x32 DEFAL 0x32 DEFAL 0x40 DEFAL 0x41 DEFAL 0x41 DEFAL 0x42 NAM DEFAL 0x50 NAM DEFAL 0x51 NAM DEFAL 0x54 NAM DEFAL 0x54 NAM DEFAL 0x55 NAM DEFAL 0x60 NAM DEFAL 0x60 NAM DEFAL 0x61 NAM DEFAL 0x62 NAM DEFAL 0x64 NAM DEFAL 0x64 NAM DEFAL 0x65 NAM DEFAL 0x66 NAM DEFAL 0x67 NAM DEFAL 0x68 NAM DEFAL 0x68 NAM DEFAL 0x69 NAM DEFAL 0x60 NAM DEFAL | NAME | Reserved | Reserved | VSET1[5] | VSET1[4] | VSET1[3] | VSET1[2] | VSET1[1] | VSET1[0] | | | |
| SYS SYS REG1 REG1 REG2 REG2 REG2 REG3 REG3 REG3 REG3 REG4 REG4 REG5 REG5 REG6 REG6 | UXSU | DEFAULT [®] | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | | | |
| DEC3 | 0v21 | NAME | Reserved | Reserved | VSET2[5] | VSET2[4] | VSET2[3] | VSET2[2] | VSET2[1] | VSET2[0] | | | |
| REGZ | UXST | DEFAULT [®] | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | | | |
| DEC3 | 0v22 | NAME | ON | PHASE | MODE | DELAY[2] | DELAY[1] | DELAY[0] | SYSLEV[1] | OK | | | |
| REGZ | UX32 | DEFAULT [®] | 0 | 0 | 1 | 0 | 1 | 0 | 0 | R | | | |
| REG3 | 0.40 | NAME | Reserved | Reserved | VSET1[5] | VSET1[4] | VSET1[3] | VSET1[2] | VSET1[1] | VSET1[0] | | | |
| | 0,40 | DEFAULT [®] | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | | | |
| | 0v41 | NAME | Reserved | Reserved | VSET2[5] | VSET2[4] | VSET2[3] | VSET2[2] | VSET2[1] | VSET2[0] | | | |
| REGS | 0.41 | DEFAULT [®] | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | | | |
| DEC3 | 0v42 | NAME | ON | PWRSTAT | MODE | D5 D4 D3 LEVMSK nSYSSTAT SYSLEV[3] 0 R 0 TROFF Reserved SCRATCH 0 0 0 ET1[5] VSET1[4] VSET1[3] 1 0 0 ET2[5] VSET2[4] VSET2[3] 1 0 0 ODE DELAY[2] DELAY[1] 1 0 0 ET1[5] VSET1[4] VSET1[3] 0 1 1 ET2[5] VSET2[4] VSET2[3] 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | DELAY[0] | nFLTMSK | OK | | | | |
| REG2 REG3 REG3 REG3 REG4 REG4 | 0.42 | DEFAULT [®] | 0 | 0 | 1 | 0 | 0 | 0 | 0 | R | | | |
| DEC4 | 0.450 | NAME | Reserved | Reserved | VSET[5] | VSET[4] | VSET[3] | VSET[2] | VSET[1] | VSET[0] | | | |
| KEG4 | 0,00 | DEFAULT [®] | 0 | 0 | 0 | 0 | 0 | 0 | SYSLEV[1] | 0 | | | |
| DEC/ | 0v51 | NAME | ON | DIS | LOWIQ | DELAY[2] | DELAY[1] | DELAY[0] | nFLTMSK | OK | | | |
| INLO4 | 0.01 | DEFAULT [®] | 0 | 1 | 0 | 0 | 0 | 0 | 0 | R | | | |
| REG5 | 0×54 | NAME | Reserved | Reserved | VSET[5] | VSET[4] | VSET[3] | VSET[2] | VSET[1] | VSET[0] | | | |
| INLOG | 0,04 | DEFAULT [®] | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | | |
| REG5 | 0×55 | NAME | ON | DIS | LOWIQ | DELAY[2] | DELAY[1] | DELAY[0] | nFLTMSK | OK | | | |
| INLOS | 0,00 | DEFAULT [®] | 0 | 1 | - | <u> </u> | | 0 | SYSLEV[1] 1 Reserved 0 VSET1[1] 0 VSET2[1] 0 INFLTMSK 0 VSET1[1] 0 VSET1[1] 0 VSET1[1] 0 VSET1[1] 0 VSET1[1] 0 VSET1[1] 0 VSET[1] 0 INFLTMSK | R | | | |
| REG6 | 0x60 | NAME | Reserved | Reserved | VSET[5] | VSET[4] | VSET[3] | VSET[2] | VSET[1] | VSET[0] | | | |
| INLOG | 0,00 | DEFAULT [®] | 0 | 0 | 0 | 0 | 0 | 0 | Reserved S 0 VSET1[1] N 0 VSET2[1] N 0 D N 0 D N 0 VSET1[1] N 0 D | 0 | | | |
| REG4 REG5 REG5 REG6 REG6 | 0x61 | NAME | ON | DIS | LOWIQ | DELAY[2] | | DELAY[0] | nFLTMSK | OK | | | |
| I NEOU | 0.001 | DEFAULT [®] | 0 | 1 | 0 | | 0 | 0 | 0 | R | | | |
| REG1 REG2 REG2 REG3 REG3 REG3 REG4 REG4 REG5 REG6 REG6 REG6 | 0x64 | NAME | Reserved | Reserved | VSET[5] | VSET[4] | VSET[3] | VSET[2] | VSET[1] | VSET[0] | | | |
| INLG! | UAU 1 | DEFAULT [®] | 0 | 0 | - | 0 | _ | 0 | SYSLEV[1] SYSLEV[1] SYSLEV[1] YEST1[1] YEST1[| 0 | | | |
| REG7 | 0x65 | NAME | ON | DIS | LOWIQ | DELAY[2] | DELAY[1] | DELAY[0] | VSET2[1] V | OK | | | |
| ILG/ | 0,00 | DEFAULT [®] | 0 | 1 | 0 | 0 | 0 | 0 | 0 | R | | | |

①: Default values of ACT8865QI303-T.

②: All bits are automatically cleared to default values when the input power is removed or falls below the system UVLO.



REGISTER AND BIT DESCRIPTIONS

Table 1:

Global Register Map

| OUTPUT | ADDRESS | BIT | NAME | ACCESS | DESCRIPTION |
|--------|---------|-------|------------|--------|---|
| SYS | 0x00 | [7] | TRST | R/W | Reset Timer Setting. Defines the reset timeout threshold. See <i>nRSTO Output</i> section for more information. |
| SYS | 0x00 | [6] | nSYSMODE | R/W | SYSLEV Mode Select. Defines the response to the SYSLEV voltage detector, 1: Generate an interrupt when V _{VDDREF} falls below the programmed SYSLEV threshold, 0: automatic shutdown when V _{VDDREF} falls below the programmed SYSLEV threshold. |
| SYS | 0x00 | [5] | nSYSLEVMSK | R/W | System Voltage Level Interrupt Mask. Disabled interrupt by default, set to 1 to enable this interrupt. See the <i>Programmable System Voltage Monitor</i> section for more information |
| SYS | 0x00 | [4] | nSYSSTAT | R | System Voltage Status. Value is 1 when V_{VDDREF} is lower than the SYSLEV voltage threshold, value is 0 when V_{VDDREF} is higher than the system voltage detection threshold. |
| SYS | 0x00 | [3:0] | SYSLEV | R/W | System Voltage Detect Threshold. Defines the SYSLEV voltage threshold. See the <i>Programmable System Voltage Monitor</i> section for more information. |
| SYS | 0x01 | [7:6] | - | R | Reserved. |
| SYS | 0x01 | [5] | MSTROFF | R/W | Master Off Control. Set bit to 1 to turn off all regulators. The bit will be automatically cleared to 0 when nPBIN is asserted. |
| SYS | 0x01 | [4] | - | R | Reserved. |
| SYS | 0x01 | [3:1] | SCRATCH | R/W | Scratchpad Bits. Non-functional bits, maybe be used by user to store system status information. Volatile bits, which are cleared upon system shutdown. |
| SYS | 0x01 | [0] | SCRATCH | R/W | Scratchpad Bits. Non-functional bits, maybe be used by user to store system status information. Volatile bits, which are cleared upon system shutdown. |
| REG1 | 0x20 | [7:6] | - | R | Reserved. |
| REG1 | 0x20 | [5:0] | VSET1 | R/W | Primary Output Voltage Selection. Valid when VSEL is driven low. See the <i>Output Voltage Programming</i> section for more information. |
| REG1 | 0x21 | [7:6] | - | R | Reserved. |
| REG1 | 0x21 | [5:0] | VSET2 | R/W | Secondary Output Voltage Selection. Valid when VSEL is driven high. See the <i>Output Voltage Programming</i> section for more information. |
| REG1 | 0x22 | [7] | ON | R/W | Regulator Enable Bit. Set bit to 1 to enable the regulator, clear bit to 0 to disable the regulator. |
| REG1 | 0x22 | [6] | PHASE | R/W | Regulator Phase Control. Set bit to 1 for regulator to operate 180° out of phase with the oscillator, clear bit to 0 for regulator to operate in phase with the oscillator. |
| REG1 | 0x22 | [5] | MODE | R/W | Regulator Mode Select. Set bit to 1 for fixed-frequency PWM under all load conditions, clear bit to 0 to transit to power-savings mode under light-load conditions. |
| REG1 | 0x22 | [4:2] | DELAY | R/W | Regulator Turn-On Delay Control. See the <i>REG1</i> , <i>REG2</i> , <i>REG3 Turn-on Delay</i> section for more information. |
| REG1 | 0x22 | [1] | nFLTMSK | R/W | Regulator Fault Mask Control. Set bit to 1 enable to fault-interrupts, clear bit to 0 to disable fault-interrupts. |



REGISTER AND BIT DESCRIPTIONS CONT'D

| OUTPUT | ADDRESS | BIT | NAME | ACCESS | DESCRIPTION |
|--------|---------|-------|---------|--------|---|
| REG1 | 0x22 | [0] | OK | R/W | Regulator Power-OK Status. Value is 1 when output voltage exceeds the power-OK threshold, value is 0 otherwise. |
| REG2 | 0x30 | [7:6] | - | R | Reserved. |
| REG2 | 0x30 | [5:0] | VSET1 | R/W | Primary Output Voltage Selection. Valid when VSEL is driven low. See the <i>Output Voltage Programming</i> section for more information. |
| REG2 | 0x31 | [7:6] | - | R | Reserved. |
| REG2 | 0x31 | [5:0] | VSET2 | R/W | Secondary Output Voltage Selection. Valid when VSEL is driven high. See the <i>Output Voltage Programming</i> section for more information. |
| REG2 | 0x32 | [7] | ON | R/W | Regulator Enable Bit. Set bit to 1 to enable the regulator, clear bit to 0 to disable the regulator. |
| REG2 | 0x32 | [6] | PHASE | R/W | Regulator Phase Control. Set bit to 1 for regulator to operate 180° out of phase with the oscillator, clear bit to 0 for regulator to operate in phase with the oscillator. |
| REG2 | 0x32 | [5] | MODE | R/W | Regulator Mode Select. Set bit to 1 for fixed-frequency PWM under all load conditions, clear bit to 0 to transit to powersavings mode under light-load conditions. |
| REG2 | 0x32 | [4:2] | DELAY | R/W | Regulator Turn-On Delay Control. See the REG1, REG2, REG3 Turn-on Delay section for more information. |
| REG2 | 0x32 | [1] | nFLTMSK | R/W | Regulator Fault Mask Control. Set bit to 1 enable to fault-interrupts, clear bit to 0 to disable fault-interrupts. |
| REG2 | 0x32 | [0] | ОК | R/W | Regulator Power-OK Status. Value is 1 when output voltage exceeds the power-OK threshold, value is 0 otherwise. |
| REG3 | 0x40 | [7:6] | - | R | Reserved. |
| REG3 | 0x40 | [5:0] | VSET1 | R/W | Primary Output Voltage Selection. Valid when VSEL is driven low. See the <i>Output Voltage Programming</i> section for more information. |
| REG3 | 0x41 | [7:6] | - | R | Reserved. |
| REG3 | 0x41 | [5:0] | VSET2 | R/W | Secondary Output Voltage Selection. Valid when VSEL is driven high. See the <i>Output Voltage Programming</i> section for more information. |
| REG3 | 0x42 | [7] | ON | R/W | Regulator Enable Bit. Set bit to 1 to enable the regulator, clear bit to 0 to disable the regulator. |
| REG3 | 0x42 | [6] | PWRSTAT | R/W | Configures regulator behavior with respect to the nPBIN input. Set bit to 0 to enable regulator when nPBIN is asserted. |
| REG3 | 0x42 | [5] | MODE | R/W | Regulator Mode Select. Set bit to 1 for fixed-frequency PWM under all load conditions, clear bit to 0 to transition to power-savings mode under light-load conditions. |
| REG3 | 0x42 | [4:2] | DELAY | R/W | Regulator Turn-On Delay Control. See the REG1, REG2, REG3 Turn-on Delay section for more information. |
| REG3 | 0x42 | [1] | nFLTMSK | R/W | Regulator Fault Mask Control. Set bit to 1 enable to fault-interrupts, clear bit to 0 to disable fault-interrupts. |
| REG3 | 0x42 | [0] | ОК | R/W | Regulator Power-OK Status. Value is 1 when output voltage exceeds the power-OK threshold, value is 0 otherwise. |
| REG4 | 0x50 | [7:6] | - | R | Reserved. |
| REG4 | 0x50 | [5:0] | VSET | R/W | Output Voltage Selection. See the <i>Output Voltage Programming</i> section for more information. |
| REG4 | 0x51 | [7] | ON | R/W | Regulator Enable Bit. Set bit to 1 to enable the regulator, clear bit to 0 to disable the regulator. |



REGISTER AND BIT DESCRIPTIONS CONT'D

| OUTPUT | ADDRESS | BIT | NAME | ACCESS | DESCRIPTION |
|--------|---------|-------|---------|--------|---|
| REG4 | 0x51 | [6] | DIS | R/W | Output Discharge Control. When activated, discharges LDO output to GA through 1.5k Ω when in shutdown. Set bit to 1 to enable output voltage discharge in shutdown, clear bit to 0 to disable this function. |
| REG4 | 0x51 | [5] | LOWIQ | R/W | LDO Low-IQ Mode Control. Set bit to 1 for low-power operating mode, clear bit to 0 for normal mode. |
| REG4 | 0x51 | [4:2] | DELAY | R/W | Regulator Turn-On Delay Control. See the <i>REG4</i> , <i>REG5</i> , <i>REG6</i> , <i>REG7 Turn-on Delay</i> section for more information. |
| REG4 | 0x51 | [1] | nFLTMSK | R/W | Regulator Fault Mask Control. Set bit to 1 enable to fault-interrupts, clear bit to 0 to disable fault-interrupts. |
| REG4 | 0x51 | [0] | ОК | R/W | Regulator Power-OK Status. Value is 1 when output voltage exceeds the power-OK threshold, value is 0 otherwise. |
| REG5 | 0x54 | [7:6] | ı | R | Reserved. |
| REG5 | 0x54 | [5:0] | VSET | R/W | Output Voltage Selection. See the <i>Output Voltage Programming</i> section for more information. |
| REG5 | 0x55 | [7] | ON | R/W | Regulator Enable Bit. Set bit to 1 to enable the regulator, clear bit to 0 to disable the regulator. |
| REG5 | 0x55 | [6] | DIS | R/W | Output Discharge Control. When activated, discharges LDO output to GA through 1.5k Ω when in shutdown. Set bit to 1 to enable output voltage discharge in shutdown, clear bit to 0 to disable this function. |
| REG5 | 0x55 | [5] | LOWIQ | R/W | LDO Low-IQ Mode Control. Set bit to 1 for low-power operating mode, clear bit to 0 for normal mode. |
| REG5 | 0x55 | [4:2] | DELAY | R/W | Regulator Turn-On Delay Control. See the REG4, REG5, REG6, REG7 Turn-on Delay section for more information. |
| REG5 | 0x55 | [1] | nFLTMSK | R/W | Regulator Fault Mask Control. Set bit to 1 enable to fault-interrupts, clear bit to 0 to disable fault-interrupts. |
| REG5 | 0x55 | [0] | ОК | R/W | Regulator Power-OK Status. Value is 1 when output voltage exceeds the power-OK threshold, value is 0 otherwise. |
| REG6 | 0x60 | [7:6] | - | R | Reserved. |
| REG6 | 0x60 | [5:0] | VSET | R/W | Output Voltage Selection. See the <i>Output Voltage Programming</i> section for more information. |
| REG6 | 0x61 | [7] | ON | R/W | Regulator Enable Bit. Set bit to 1 to enable the regulator, clear bit to 0 to disable the regulator. |
| REG6 | 0x61 | [6] | DIS | R/W | Output Discharge Control. When activated, discharges LDO output to GA through 1.5k Ω when in shutdown. Set bit to 1 to enable output voltage discharge in shutdown, clear bit to 0 to disable this function. |
| REG6 | 0x61 | [5] | LOWIQ | R/W | LDO Low-IQ Mode Control. Set bit to 1 for low-power operating mode, clear bit to 0 for normal mode. |
| REG6 | 0x61 | [4:2] | DELAY | R/W | Regulator Turn-On Delay Control. See the REG4, REG5, REG6, REG7 Turn-on Delay section for more information. |
| REG6 | 0x61 | [1] | nFLTMSK | R/W | Regulator Fault Mask Control. Set bit to 1 enable to fault-interrupts, clear bit to 0 to disable fault-interrupts. |
| REG6 | 0x61 | [0] | ОК | R/W | Regulator Power-OK Status. Value is 1 when output voltage exceeds the power-OK threshold, value is 0 otherwise. |
| REG7 | 0x64 | [7:6] | | R | Reserved. |
| REG7 | 0x64 | [5:0] | VSET | R/W | Output Voltage Selection. See the <i>Output Voltage Programming</i> section for more information. |
| REG7 | 0x65 | [7] | ON | R/W | Regulator Enable Bit. Set bit to 1 to enable the regulator, clear bit to 0 to disable the regulator. |



REGISTER AND BIT DESCRIPTIONS CONT'D

| OUTPUT | ADDRESS | BIT | NAME | ACCESS | DESCRIPTION |
|--------|---------|-------|---------|--------|--|
| REG7 | 0x65 | [6] | DIS | R/W | Output Discharge Control. When activated, discharges LDO output to GA through $1.5k\Omega$ when in shutdown. Set bit to 1 to enable output voltage discharge in shutdown, clear bit to 0 to disable this function. |
| REG7 | 0x65 | [5] | LOWIQ | R/W | LDO Low-IQ Mode Control. Set bit to 1 for low-power operating mode, clear bit to 0 for normal mode. |
| REG7 | 0x65 | [4:2] | DELAY | R/W | Regulator Turn-On Delay Control. See the REG4, REG5, REG6, REG7 Turn-on Delay section for more information. |
| REG7 | 0x65 | [1] | nFLTMSK | R/W | Regulator Fault Mask Control. Set bit to 1 enable to fault-interrupts, clear bit to 0 to disable fault-interrupts. |
| REG7 | 0x65 | [0] | ОК | R/W | Regulator Power-OK Status. Value is 1 when output voltage exceeds the power-OK threshold, value is 0 otherwise. |



SYSTEM CONTROL ELECTRICAL CHARACTERISTICS

 $(V_{VP1} = V_{VP2} = V_{VP3} = 3.6V, T_A = 25^{\circ}C, unless otherwise specified.)$

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT | |
|---------------------------------------|---|-----|-----------------|------|------|--|
| Input Voltage Range | | 2.7 | | 5.5 | V | |
| UVLO Threshold Voltage | V _{VDDREF} Rising | 2.2 | 2.45 | 2.65 | V | |
| UVLO Hysteresis | V _{VDDREF} Falling | | 200 | | mV | |
| | REG1, REG2, REG3 Enabled. REG4 REG5, REG6 and REG7 Disabled. | | 13.85 | | | |
| Supply Current | REG1, REG2, REG3, REG4, REG5, REG6 and REG7 Enabled. (PWM Mode) | | 14 | | mA | |
| | REG1, REG2, REG3, REG4, REG5, REG6 and REG7 Enabled. (PFM Mode, V _{IN} = 3.6V) | | 420 | | μA | |
| Shutdown Supply Current | All Regulators Disabled | | 1.5 | 3.0 | μA | |
| Oscillator Frequency | | 1.8 | 2 | 2.2 | MHz | |
| Logic High Input Voltage [©] | | 1.4 | | | V | |
| Logic Low Input Voltage | | | | 0.4 | V | |
| Leakage Current | $V_{nIRQ} = V_{nRSTO} = 4.2V$ | | | 1 | μA | |
| Low Level Output Voltage® | I _{SINK} = 5mA | | | 0.35 | V | |
| nRSTO Delay | | | 64 [®] | | ms | |
| Thermal Shutdown Temperature | Temperature rising | | 160 | | °C | |
| Thermal Shutdown Hysteresis | | | 20 | | °C | |

①: PWRHLD, PWREN, VSEL are logic inputs.

②: nPBSTAT, nIRQ, nRSTO are open drain outputs.

③: Typical value shown. Actual value may vary from 56.3ms to 72.8ms.



STEP-DOWN DC/DC ELECTRICAL CHARACTERISTICS

 $(V_{VP1} = V_{VP2} = V_{VP3} = 3.6V, T_A = 25^{\circ}C$, unless otherwise specified.)

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNIT | |
|--------------------------|--|------|--------------------|-----|-------------------|--|
| Operating Voltage Range | | 2.7 | | 5.5 | V | |
| UVLO Threshold | Input Voltage Rising | 2.5 | 2.6 | 2.7 | V | |
| UVLO Hysteresis | Input Voltage Falling | | 100 | | mV | |
| Quiescent Supply Current | Regulator Enabled (PWM Mode) | | 4.5 | 7.0 | mA | |
| | Regulator Enabled (PFM Mode) | | 65 | | μA | |
| Shutdown Current | V _{VP} = 5.5V, Regulator Disabled | | 0 | 1 | μA | |
| Output Voltage Accuracy | V _{OUT} ≥ 1.2V, I _{OUT} = 10mA | -1% | V_{NOM}^{\oplus} | 1% | · V | |
| | V _{OUT} < 1.2V, I _{OUT} = 10mA | -2% | V_{NOM}^{\oplus} | 2% | | |
| Line Regulation | $V_{VP} = Max(V_{NOM}^{\odot} + 1, 3.2V) \text{ to } 5.5V$ | | 0.15 | | %/V | |
| Load Regulation | I _{OUT} = 10mA to IMAX [©] | | 0.0017 | | %/mA | |
| Power Good Threshold | V _{OUT} Rising | | 93 | | %V _{NOM} | |
| Power Good Hysteresis | V _{OUT} Falling | | 2 | | %V _{NOM} | |
| 0 111 - 5 | V _{OUT} ≥ 20% of V _{NOM} | 1.8 | 2 | 2.2 | MHz | |
| Oscillator Frequency | V _{OUT} = 0V | | 500 | | kHz | |
| Soft-Start Period | | | 400 | | μs | |
| Minimum On-Time | | | 75 | | ns | |
| REG1 | • | | | | • | |
| Maximum Output Current | | 1.15 | | | Α | |
| Current Limit | | 1.5 | 1.8 | 2.1 | Α | |
| PMOS On-Resistance | I _{SW1} = -100mA | | 0.16 | | Ω | |
| NMOS On-Resistance | I _{SW1} = 100mA | | 0.16 | | Ω | |
| SW1 Leakage Current | V _{VP1} = 5.5V, V _{SW1} = 0 or 5.5V | | | 1 | μΑ | |
| REG2 | • | | | | | |
| Maximum Output Current | | 1.15 | | | Α | |
| Current Limit | | 1.5 | 1.8 | 2.1 | Α | |
| PMOS On-Resistance | I _{SW2} = -100mA | | 0.16 | | Ω | |
| NMOS On-Resistance | I _{SW2} = 100mA | | 0.16 | | Ω | |
| SW2 Leakage Current | $V_{VP2} = 5.5V$, $V_{SW2} = 0$ or $5.5V$ | | | 1 | μA | |
| REG3 | • | • | | | • | |
| Maximum Output Current | | 1.30 | | | Α | |
| Current Limit | | 1.7 | 2.1 | 2.5 | Α | |
| PMOS On-Resistance | I _{SW3} = -100mA | | 0.16 | | Ω | |
| NMOS On-Resistance | I _{SW3} = 100mA | | 0.16 | | Ω | |
| SW3 Leakage Current | V _{VP3} = 5.5V, V _{SW3} = 0 or 5.5V | | 0 | 1 | μA | |

 $[\]textcircled{1}: V_{\text{NOM}} \text{ refers to the nominal output voltage level for } V_{\text{OUT}} \text{ as defined by the } \textit{Ordering Information section}.$

②: IMAX Maximum Output Current.



LOW-NOISE LDO ELECTRICAL CHARACTERISTICS

 $(V_{INL} = 3.6V, C_{OUT4} = C_{OUT5} = 1.5 \mu F, C_{OUT6} = C_{OUT7} = 3.3 \mu F, LOWIQ[] = [0], T_A = 25 °C, unless otherwise specified.)$

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT | |
|---|--|-------|--|-----|---------------|--|
| Operating Voltage Range | | 2.5 | | 5.5 | V | |
| Output Voltage Accuracy | V _{OUT} ≥ 1.2V, T _A = 25°C, I _{OUT} = 10mA | -1% | $V_{NOM}^{\scriptscriptstyle{\oplus}}$ | 2% | | |
| | V_{OUT} < 1.2V, T_A = 25°C, I_{OUT} = 10mA | -2% | $V_{NOM}^{\scriptscriptstyle{\oplus}}$ | 4% |] | |
| | V_{INL} = Max (V_{OUT} + 0.5V, 3.6V) to 5.5V | | 0.05 | | | |
| Line Regulation | $V_{INL} = Max (V_{OUT} + 0.5V, 3.6V) \text{ to } 5.5V \\ LOWIQ[] = [1]$ | | 0.5 | | mV/V | |
| Load Regulation | I _{OUT} = 1mA to IMAX [®] | | 0.08 | | V/A | |
| Decree Oranda Defending Defen | f = 1kHz, I _{OUT} = 20mA, V _{OUT} =1.2V | | 75 | | ı. | |
| Power Supply Rejection Ratio | f = 10kHz, I _{OUT} = 20mA, V _{OUT} =1.2V | | 65 | | dB | |
| | Regulator Enabled, LOWIQ[] = [0] | | 37 | 60 | | |
| Supply Current per Output | Regulator Enabled, LOWIQ[] = [1] | | 31 | 52 | μA | |
| , | Regulator Disabled | | 0 | 1 | 1 . | |
| Soft-Start Period | V _{OUT} = 2.9V | | 140 | | μs | |
| Power Good Threshold | V _{OUT} Rising | | 89 | | % | |
| Power Good Hysteresis | V _{OUT} Falling | | 3 | | % | |
| Output Noise | I_{OUT} = 20mA, f = 10Hz to 100kHz, V_{OUT} = 1.2V | | 50 | | μV_{RMS} | |
| Discharge Resistance | LDO Disabled, DIS[] = 1 | | 1.5 | | kΩ | |
| REG4 | | ı | | | | |
| Dropout Voltage® | I _{OUT} = 160mA, V _{OUT} > 3.1V | | 90 | 180 | mV | |
| Maximum Output Current | | 320 | | | mA | |
| Current Limit® | V _{OUT} = 95% of regulation voltage | 400 | | | mA | |
| Stable C _{OUT4} Range | | 3.3 | | 20 | μF | |
| REG5 | | • | | | • | |
| Dropout Voltage | I _{OUT} = 160mA, V _{OUT} > 3.1V | | 140 | 280 | mV | |
| Maximum Output Current | | 320 | | | mA | |
| Current Limit | V _{OUT} = 95% of regulation voltage | 400 | | | mA | |
| Stable C _{OUT5} Range | | 3.3 | | 20 | μF | |
| REG6 | l | | | | <u> </u> | |
| Dropout Voltage | I _{OUT} = 160mA, V _{OUT} > 3.1V | | 90 | 180 | mV | |
| Maximum Output Current | 1001 10011111, 1001 | 320 | | | mA | |
| Current Limit | V _{OUT} = 95% of regulation voltage | 400 | | | mA | |
| Stable C _{OUT6} Range | 1001 0070 01. roganation tottage | 3.3 | | 20 | μF | |
| REG7 | | 1 3.0 | | | I 1. | |
| Dropout Voltage | I _{OUT} = 160mA, V _{OUT} > 3.1V | | 140 | 280 | mV | |
| Maximum Output Current | 331 | 320 | | | mA | |
| Current Limit | V _{OUT} = 95% of regulation voltage | 400 | | | mA | |
| | 301 | | | | | |

 $[\]textcircled{1.5} V_{NOM} \ refers \ to \ the \ nominal \ output \ voltage \ level \ for \ V_{OUT} \ as \ defined \ by \ the \ \textit{Ordering Information } section.$

Active-Semi Proprietary—For Authorized Recipients and Customers

②: IMAX Maximum Output Current.


③: Dropout Voltage is defined as the differential voltage between input and output when the output voltage drops 100mV below the regulation voltage (for 3.1V output voltage or higher)


①: LDO current limit is defined as the output current at which the output voltage drops to 95% of the respective regulation voltage. Under heavy overload conditions the output current limit folds back by 30% (typ)





TYPICAL PERFORMANCE CHARACTERISTICS


 $(V_{VP1} = V_{VP2} = V_{VP3} = 3.6V, T_A = 25$ °C, unless otherwise specified.)

















TYPICAL PERFORMANCE CHARACTERISTICS CONT'D


(T_A = 25°C, unless otherwise specified.)

















TYPICAL PERFORMANCE CHARACTERISTICS CONT'D

(T_A = 25°C, unless otherwise specified.)















TYPICAL PERFORMANCE CHARACTERISTICS CONT'D


 $(T_A = 25^{\circ}C, unless otherwise specified.)$
















SYSTEM CONTROL INFORMATION

Interfacing with the Atmel SAMA5D3 Series & SAM9 Series Processors

The ACT8865 is optimized for use in applications using the following Atmel platforms: SAMA5D3

series and SAM9 series processors, supporting the power domains as shown in the following table:

Table 2:
ACT8865 and Atmel SAMA5D3 Series & SAM9 Series Power Domains

| POWER DOMAIN | ACT8865 CHANNEL | TYPE | DEFAULT VOLTAGE | CURRENT CAPABILITY |
|---|-----------------|-------|-----------------|--------------------|
| VDDIODDR/VDDCORE_LPDDR | REG1 | DC/DC | 1.8V | 1100mA |
| VDDCORE_GBIT ENET, VDDIO_LPDDR | REG2 | DC/DC | 1.2V① | 1100mA |
| VDDIOP, VDDOSC, VDDUTMII, VDDIOM,10/100 ENET | REG3 | DC/DC | 3.3V | 1200mA |
| VDDFUSE | REG4 | LDO | 0.6V | 320mA |
| VDDANA | REG5 | LDO | 0.6V | 320mA |
| Auxiliary 1 | REG6 | LDO | 0.6V | 320mA |
| Auxiliary 2 | REG7 | LDO | 0.6V | 320mA |

①: V_{OUT2} = 1.2V @ VSEL=0 (SAMA5 series) and V_{OUT2} = 1.0V @ VSEL=VIN (SAM9 series)



SYSTEM CONTROL INFORMATION

Control Signals


Enable Inputs

The ACT8865 features a variety of control inputs, which are used to enable and disable outputs depending upon the desired mode of operation. PWREN, PWRHLD are logic inputs, while nPBIN is a unique, multi-function input. Refer to the Processor Specification for a description of which channels are controlled by each input.

nPBIN Multi-Function Input

ACT8865 features the nPBIN multi-function pin, which combines system enable/disable control with a hardware reset function. Select either of the two pin functions by asserting this pin, either through a direct connection to GA, or through a $50k\Omega$ resistor to GA, as shown in Figure 2.

Figure 2: nPBIN Input



Manual Reset Function

The second major function of the nPBIN input is to provide a manual-reset input for the processor. To manually-reset the processor, drive nPBIN directly to GA through a low impedance (less than 2.5k Ω). When this occurs, nRSTO immediately asserts low, then remains asserted low until the nPBIN input is de-asserted and the reset time-out period expires.

nPBSTAT Output

nPBSTAT is an open-drain output that reflects the state of the nPBIN input; nPBSTAT is asserted low whenever nPBIN is asserted, and is high-Z otherwise. This output is typically used as an interrupt signal to the processor, to initiate a software-programmable routine such as operating mode selection or to open a menu. Connect nPBSTAT to an appropriate supply voltage (typically OUT3) through a $10k\Omega$ or greater resistor.

nRSTO Output

nRSTO is an open-drain output which asserts low upon startup or when manual reset is asserted via the nPBIN input. When asserted on startup, nRSTO remains low until reset time-out period expires after OUT3 reaches its power-OK threshold. When asserted due to manual-reset, nRSTO immediately asserts low, then remains asserted low until the nPBIN input is de-asserted and the reset time-out period expires.

Connect a $10k\Omega$ or greater pull-up resistor from nRSTO to an appropriate voltage supply (typically OUT3).

nIRQ Output

nIRQ is an open-drain output that asserts low any time an interrupt is generated. Connect a $10k\Omega$ or greater pull-up resistor from nIRQ to an appropriate voltage supply. nIRQ is typically used to drive the interrupt input of the system processor.

Many of the ACT8865's functions support interruptgeneration as a result of various conditions. These are typically masked by default, but may be unmasked via the I²C interface. For more information about the available fault conditions, refer to the appropriate sections of this datasheet.

Note that under some conditions a false interrupt may be generated upon initial startup. For this reason, it is recommended that the interrupt service routine check and validate nSYSLEVMSK[] and nFLTMSK[] bits before processing an interrupt generated by these bits. These interrupts may be validated by nSYSSTAT[], OK[] bits.

Push-Button Control

The ACT8865 is designed to initiate a system enable sequence when the nPBIN multi-function input is asserted. Once this occurs, a power-on sequence commences, as described below. The power-on sequence must complete and the microprocessor must take control (by asserting PWREN or PWRHLD) before nPBIN is de-asserted. If the microprocessor is unable to complete its power-up routine successfully before the user the releases push-button, the ACT8865 automatically shuts the system down. This provides protection against accidental or momentary assertions of the push-button. If desired, longer "push-and-hold" times can be implemented by simply adding an additional time delay before asserting PWREN or PWRHLD.



Control Sequences

The ACT8865 features a variety of control sequences that are optimized for supporting system enable and disable sequences of Atmel SAMA5D3 Series: SAMA5D[31/33/34/35/36] and SAM9 series: SAM9G[15/25/35/45/46], SAM9X[25/35], SAM9M[10/11], SAM9N[11/12] application processor.

Enabling/Disabling Sequence


A typical enable sequence is initiated whenever nPBIN is asserted low via $50 \mathrm{K}\Omega$ resistance. The enable sequence begins by enabling REG3. When REG3 reaches its power-OK threshold, nRSTO is asserted low, resetting the microprocessor. When REG3 reaches its power-OK threshold for $2 \mathrm{ms}^{\circ}$, REG1 is enabled. When REG3 reaches its power-OK threshold for $4 \mathrm{ms}^{\circ}$, REG2 is enabled. When

REG3 is above its power-OK threshold when the reset timer expires, nRSTO is de-asserted, allowing the microprocessor to begin its boot sequence. REG4, REG5, REG6 and REG7 can be enabled or disabled by PWREN after system powers up.

During the boot sequence, the microprocessor must assert PWRHLD, holding the regulators to ensure that the system remains powered after nPBIN is released.

As with the enable sequence, a typical disable sequence is initiated when the user presses the push-button, which interrupts the processor via the nPBSTAT output. The actual disable sequence is completely software-controlled, but typically involved initiating various "clean-up" processes before finally set MSTROFF[] bit to 1 to shut the system down.

Figure 3: ACT8865QI303-T Enable/Disable Sequence



ActivePMU™ is a trademark of Active-Semi.

I²C[™] is a trademark of NXP.

①: Typical value shown, actual delay time may vary from (T-1ms) x 88% to T x 112%, where T is the typical delay time setting.



FUNCTIONAL DESCRIPTION

I²C Interface

The ACT8865 features an I²C interface that allows advanced programming capability to enhance overall system performance. To ensure compatibility with a wide range of system processors, the I²C interface supports clock speeds of up to 400kHz ("Fast-Mode" operation) and uses standard I²C commands. I²C write-byte commands are used to program the ACT8865, and I²C read-byte commands are used to read the ACT8865's internal registers. The ACT8865 always operates as a slave device, and is addressed using a 7-bit slave address followed by an eighth bit, which indicates whether the transaction is a read-operation or a write-operation, [1011011x].

SDA is a bi-directional data line and SCL is a clock input. The master device initiates a transaction by issuing a START condition, defined by SDA transitioning from high to low while SCL is high. Data is transferred in 8-bit packets, beginning with the MSB, and is clocked-in on the rising edge of SCL. Each packet of data is followed by an "Acknowledge" (ACK) bit, used to confirm that the data was transmitted successfully.

For more information regarding the I²C 2-wire serial interface, go to the NXP website: http://www.nxp.com.

Voltage Monitor and Interrupt

Programmable System Voltage Monitor

The ACT8865 features a programmable system-voltage monitor, which monitors the voltage at VDDREF and compares it to a programmable threshold voltage. The programmable voltage threshold is programmed by SYSLEV[3:0], as shown in Table 3.

SYSLEV[] is set to 3.0V by default. There is a 200mV rising hysteresis on SYSLEV[] threshold such that V_{VDDREF} needs to be 3.2V(typ) or higher in order to power up the IC.

The nSYSSTAT[] bit reflects the output of an internal voltage comparator that monitors VDDREF relative to the SYSLEV[] voltage threshold, the value of nSYSTAT[] = 1 when V_{VDDREF} is lower than the SYSLEV[] voltage threshold, and nSYSTAT[] = 0 when V_{VDDREF} is higher than the SYSLEV[] voltage threshold. Note that the SYSLEV[] voltage threshold is defined for falling voltages, and that the comparator produces about 200mV of hysteresis at VDDREF. As a result, once V_{VDDREF} falls below the SYSLEV threshold, its voltage must increase by more than about 200mV to clear that condition.

After the IC is powered up, the ACT8865 responds in one of two ways when the voltage at VDDREF falls

below the SYSLEV[] voltage threshold:

1) If nSYSMODE[] = 1 (default case), when system voltage level interrupt is unmasked (nSYSLEVMSK[]=1) and V_{VDDREF} falls below the programmable threshold, the ACT8865 asserts nIRQ, providing a software "under-voltage alarm". The response to this interrupt is controlled by the CPU, but will typically initiate a controlled shutdown sequence either or alert the user that the battery is low. In this case the interrupt is cleared when V_{VDDREF} rises up again above the SYSLEV rising threshold and nSYSSTAT[] is read via I^2C .

2) If nSYSMODE[] = 0, when V_{VDDREF} falls below the programmable threshold the ACT8865 shuts down, immediately disabling all regulators. This option is useful for implementing a programmable "undervoltage lockout" function that forces the system off when the battery voltage falls below the SYSLEV threshold voltage. Since this option does not support a controlled shutdown sequence, it is generally used as a "fail-safe" to shut the system down when the battery voltage is too low.

Table 3: SYSLEV Falling Threshold

| SYSLEV[3:0] | SYSLEV Falling Threshold (Hysteresis = 200mV) |
|-------------|--|
| 0000 | 2.3 |
| 0001 | 2.4 |
| 0010 | 2.5 |
| 0011 | 2.6 |
| 0100 | 2.7 |
| 0101 | 2.8 |
| 0110 | 2.9 |
| 0111 | 3.0 |
| 1000 | 3.1 |
| 1001 | 3.2 |
| 1010 | 3.3 |
| 1011 | 3.4 |
| 1100 | 3.5 |
| 1101 | 3.6 |
| 1110 | 3.7 |
| 1111 | 3.8 |

Thermal Shutdown

The ACT8865 integrates thermal shutdown protection circuitry to prevent damage resulting from excessive thermal stress, as may be encountered under fault conditions. This circuitry disables all regulators if the ACT8865 die temperature exceeds 160°C, and prevents the regulators from being enabled until the IC temperature drops by 20°C (typ).



STEP-DOWN DC/DC REGULATORS

General Description

The ACT8865 features three synchronous, fixed-frequency, current-mode PWM step down converters that achieve peak efficiencies of up to 97%. REG1 and REG2 are capable of supplying up to 1150mA of output current, while REG3 supports up to 1300mA. These regulators operate with a fixed frequency of 2MHz, minimizing noise in sensitive applications and allowing the use of small external components.

100% Duty Cycle Operation

Each regulator is capable of operating at up to 100% duty cycle. During 100% duty-cycle operation, the high-side power MOSFET is held on continuously, providing a direct connection from the input to the output (through the inductor), ensuring the lowest possible dropout voltage in battery powered applications.

Synchronous Rectification

REG1, REG2, and REG3 each feature integrated nchannel synchronous rectifiers, maximizing efficiency and minimizing the total solution size and cost by eliminating the need for external rectifiers.

Soft-Start

When enabled, each output voltages tracks an internal 400µs soft-start ramp, minimizing input current during startup and allowing each regulator to power up in a smooth, monotonic manner that is independent of output load conditions.

Compensation

Each buck regulator utilizes current-mode control and a proprietary internal compensation scheme to simultaneously simplify external component selection and optimize transient performance over its full operating range. No compensation design is required; simply follow a few simple guidelines described below when choosing external components.

Input Capacitor Selection

The input capacitor reduces peak currents and noise induced upon the voltage source. A 4.7µF ceramic capacitor is recommended for each regulator in most applications.

Output Capacitor Selection

For most applications, $22\mu F$ ceramic output capacitors are recommended for REG1/REG2/REG3.

Despite the advantages of ceramic capacitors, care

must be taken during the design process to ensure stable operation over the full operating voltage and temperature range. Ceramic capacitors are available in a variety of dielectrics, each of which exhibits different characteristics that can greatly affect performance over their temperature and voltage ranges.

Two of the most common dielectrics are Y5V and X5R. Whereas Y5V dielectrics are inexpensive and can provide high capacitance in small packages, their capacitance varies greatly over their voltage and temperature ranges and are not recommended for DC/DC applications. X5R and X7R dielectrics are more suitable for output capacitor applications, as their characteristics are more stable over their operating ranges, and are highly recommended.

Inductor Selection

REG1, REG2, and REG3 utilize current-mode control and a proprietary internal compensation scheme to simultaneously simplify external component selection and optimize transient performance over their full operating range. These devices were optimized for operation with 2.2µH inductors, although inductors in the 1.5µH to 3.3µH range can be used. Choose an inductor with a low DC-resistance, and avoid inductor saturation by choosing inductors with DC ratings that exceed the maximum output current by at least 30%.

Enable / Disable Control

During normal operation, each buck may be enabled or disabled via the I²C interface by writing to that regulator's ON[] bit. To enable the regulator set ON[] to 1, to disable the regulator clear ON[] to 0.

REG1, REG2, REG3 Turn-On Delay

Each of REG1/REG2/REG3 features a programmable Turn-On Delay which help ensure a reliable qualification. This delay is programmed by DELAY[2:0], as shown in Table 5.

Operating Mode

REG1, REG2, and REG3 each operate in fixed-frequency PWM mode at medium to heavy loads when MODE[] bit is set to 0, and transition to a proprietary power-saving mode at light loads in order to maximize standby battery life. In applications where low noise is critical, force fixed-frequency PWM operation across the entire load current range, at the expense of light-load efficiency, by setting the MODE[] bit to 1.

OK[] and Output Fault Interrupt

Each DC/DC features a power-OK status bit that