Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!

Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email & Skype: info@chipsmall.com Web: www.chipsmall.com
Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

active-semi™
Solutions for Sustainability

ACT8891

Advanced PMU for Rockchip RK2918 Processor

FEATURES

- **Optimized for Rockchip RK2918 Processor**
- **Three Step-Down DC/DC Converters**
- **Four Low-Dropout Linear Regulators**
- **I²C™ Serial Interface**
- **Advanced Enable/Disable Sequencing Controller**
- **Minimal External Components**
- **Tiny 4×4mm TQFN44-32 Package**
  - **0.75mm Package Height**
  - **Pb-Free and RoHS Compliant**

GENERAL DESCRIPTION

The ACT8891 is a complete, cost effective, highly-efficient *ActivePMU*™ power management solution, optimized for the unique power, voltage-sequencing, and control requirements of the Rockchip RK2918 processor.

This device features three step-down DC/DC converters and four low-noise, low-dropout linear regulators.

The three DC/DC converters utilize a high-efficiency, fixed-frequency (2MHz), current-mode PWM control architecture that requires a minimum number of external components. Two DC/DCs are capable of supplying up to 1150mA of output current, while the third supports up to 1300mA. All four low-dropout linear regulators are high-performance, low-noise, regulators that support up to 320mA.

The ACT8891 is available in a compact, Pb-Free and RoHS-compliant TQFN44-32 package.

SYSTEM BLOCK DIAGRAM

TABLE OF CONTENTS

FUNCTIONAL BLOCK DIAGRAM

active-semi
Solutions for Sustainability

ACT8891

VP1 — To Battery
SW1
OUT1
GP1 — OUT1

VP2 — To Battery
SW2
OUT2
GP2 — OUT2

VP3 — To Battery
SW3
OUT3
GP3 — OUT3

REG1
REG2
REG3

PUSH BUTTON — nPBIN
VDDREF

OUT1 — nRSTO

OUT1 — nPBSTAT

OUT1 — nIRQ

PWRHLD

VSEL

SCL

SDA

Serial
Interface

VDDREF — To Battery

REFBP

Reference

GA

EP

**System
Control**

INL45 — To Battery
OUT4 — OUT4
REG4
LDO

OUT5 — OUT5
REG5
LDO

INL67 — To Battery
OUT6 — OUT6
REG6
LDO

OUT7 — OUT7
REG7
LDO

ORDERING INFORMATION①②

PART NUMBER	V_{OUT1}	V_{OUT2}	V_{OUT3}/V_{STBY3}③	V_{OUT4}	V_{OUT5}	V_{OUT6}	V_{OUT7}	PACKAGE	PINS	TEMPERATURE RANGE
ACT8891Q4I133-T	3.0V	1.5V	1.2V/1.2V	1.8V	1.2V	3.3V	2.5V	TQFN44-32	32	-40°C to +85°C

①: All Active-Semi components are RoHS Compliant and with Pb-free plating unless specified differently. The term Pb-free means semiconductor products that are in compliance with current RoHS (Restriction of Hazardous Substances) standards.

②: Standard product options are identified in this table. Contact factory for custom options, minimum order quantity is 12,000 units.

③: To select V_{STBYx} as a output regulation voltage of REGx, drive VSEL to a logic high. The V_{STBYx} can be set by software via I^2C interface, refer to appropriate sections of this datasheet for V_{STBYx} setting.

ACT8891Q4I___-T

Active-Semi
Product Number
Package Code
Pin Count
Option Code
Tape and Reel

PIN CONFIGURATION

TOP VIEW

Thin - QFN (TQFN44-32)

Innovative Power™
Active-Semi Proprietary—For Authorized Recipients and Customers
ActivePMU™ is a trademark of Active-Semi.
I^2C™ is a trademark of NXP.

- 4 -

www.active-semi.com
Copyright © 2013 Active-Semi, Inc.

PIN DESCRIPTIONS

PIN	NAME	DESCRIPTION
1	OUT1	Output Feedback Sense for REG1. Connect this pin directly to the output node to connect the internal feedback network to the output voltage.
2	GA	Analog Ground. Connect GA directly to a quiet ground node. Connect GA, GP1,GP2 and GP3 together at a single point as close to the IC as possible.
3	OUT4	Output Voltage for REG4. Capable of delivering up to 320mA of output current. Connect a 3.3µF ceramic capacitor from OUT4 to GA. The output is discharged to GA with 1.5kΩ resistor when disabled.
4	OUT5	Output Voltage for REG5. Capable of delivering up to 320mA of output current. Connect a 3.3µF ceramic capacitor from OUT5 to GA. The output is discharged to GA with 1.5kΩ resistor when disabled.
5	INL45	Power Input for REG4 and REG5. Bypass to GA with a high quality ceramic capacitor placed as close to the IC as possible.
6	INL67	Power Input for REG6 and REG7. Bypass to GA with a high quality ceramic capacitor placed as close to the IC as possible.
7	OUT6	Output Voltage for REG6. Capable of delivering up to 320mA of output current. Connect a 3.3µF ceramic capacitor from OUT6 to GA. The output is discharged to GA with 1.5kΩ resistor when disabled.
8	OUT7	Output Voltage for REG7. Capable of delivering up to 320mA of output current. Connect a 3.3µF ceramic capacitor from OUT7 to GA. The output is discharged to GA with 1.5kΩ resistor when disabled.
9	nPBIN	Master Enable Input. Drive nPBIN to GA through a 50kΩ resistor to enable the IC, drive nPBIN directly to GA to assert a manual reset condition. Refer to the *nPBIN Multi-Function Input* section for more information. nPBIN is internally pulled up to V_{VDDREF} through a 35kΩ resistor.
10	PWRHLD	Power Hold Input. Refer to the *Control Sequences* section for more information.
11	nRSTO	Active Low Reset Output. See the *nRSTO Output* section for more information.
12	nIRQ	Open-Drain Interrupt Output. nIRQ asserts any time an unmasked fault condition exists or an interrupt occurs. See the *nIRQ Output* section for more information.
13	nPBSTAT	Active-Low Open-Drain Push-Button Status Output. nPBSTAT is asserted low whenever the nPBIN is pushed, and is high-Z otherwise. See the *nPBSTAT Output* section for more information.
14	GP3	Power Ground for REG3. Connect GA, GP1, GP2, and GP3 together at a single point as close to the IC as possible.
15	SW3	Switching Node Output for REG3. Connect this pin to the switching end of the inductor.
16	VP3	Power Input for REG3. Bypass to GP3 with a high quality ceramic capacitor placed as close to the IC as possible.
17	NC1	Connect NC1 to GA.
18	NC2	Connect NC2 to GA.
19	OUT3	Output Feedback Sense for REG3. Connect this pin directly to the output node to connect the internal feedback network to the output voltage.
20	VSEL	Step-Down DC/DCs Output Voltage Selection. Drive to logic low to select default output voltage. Drive to logic high to select secondary output voltage. See the *Output Voltage Programming* section for more information.
21	SCL	Clock Input for I²C Serial Interface.
22	SDA	Data Input for I²C Serial Interface. Data is read on the rising edge of SCL.

PIN DESCRIPTIONS CONT'D

PIN	NAME	DESCRIPTION
23	VDDREF	Power supply for the internal reference. Connect this pin directly to the system power supply. Bypass VDDREF to GA with a 1µF capacitor placed as close to the IC as possible. Star connection with VP1, VP2 and VP3 preferred.
24	OUT2	Output Feedback Sense for REG2. Connect this pin directly to the output node to connect the internal feedback network to the output voltage.
25	NC3	Connect NC3 to GA.
26	VP2	Power Input for REG2 and System Control. Bypass to GP2 with a high quality ceramic capacitor placed as close to the IC as possible.
27	SW2	Switching Node Output for REG2. Connect this pin to the switching end of the inductor.
28	GP2	Power Ground for REG2. Connect GA, GP1,GP2 and GP3 together at a single point as close to the IC as possible.
29	GP1	Power Ground for REG1. Connect GA, GP1,GP2 and GP3 together at a single point as close to the IC as possible.
30	SW1	Switching Node Output for REG1. Connect this pin to the switching end of the inductor.
31	VP1	Power Input for REG1. Bypass to GP1 with a high quality ceramic capacitor placed as close to the IC as possible.
32	REFBP	Reference Bypass. Connect a 0.047µF ceramic capacitor from REFBP to GA. This pin is discharged to GA in shutdown.
EP	EP	Exposed Pad. Must be soldered to ground on PCB.

ABSOLUTE MAXIMUM RATINGS^{①}

| PARAMETER	VALUE	UNIT
VP1 to GP1, VP2 to GP2, VP3 to GP3	-0.3 to + 6	V
INL, VDDREF to GA	-0.3 to + 6	V
nPBIN, SCL, SDA, REFBP, PWRHLD, VSEL to GA	-0.3 to (V_{VDDREF} + 0.3)	V
nRSTO, nIRQ, nPBSTAT to GA	-0.3 to + 6	V
SW1, OUT1 to GP1	-0.3 to (V_{VP1} + 0.3)	V
SW2, OUT2 to GP2	-0.3 to (V_{VP2} + 0.3)	V
SW3, OUT3 to GP3	-0.3 to (V_{VP3} + 0.3)	V
OUT4, OUT5, OUT6, OUT7 to GA	-0.3 to (V_{INL} + 0.3)	V
GP1, GP2, GP3 to GA	-0.3 to + 0.3	V
Junction to Ambient Thermal Resistance (θ_{JA})	27.5	°C/W
Operating Ambient Temperature	-40 to 85	°C
Maximum Junction Temperature	125	°C
Storage Temperature	-65 to 150	°C
Lead Temperature (Soldering, 10 sec)	300	°C

①: Do not exceed these limits to prevent damage to the device. Exposure to absolute maximum rating conditions for long periods may affect device reliability.

I²C INTERFACE ELECTRICAL CHARACTERISTICS

(V_{VP1} = V_{VP2} = V_{VP3} = 3.6V, T_A = 25°C, unless otherwise specified.)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SCL, SDA Input Low	V_{VDDREF} = 3.1V to 5.5V, T_A = -40°C to 85°C			0.35	V
SCL, SDA Input High	V_{VDDREF} = 3.1V to 5.5V, T_A = -40°C to 85°C	1.55			V
SDA Leakage Current				1	µA
SCL Leakage Current			1	2	µA
SDA Output Low	I_{OL} = 5mA			0.35	V
SCL Clock Period, t_{SCL}		1.5			µs
SDA Data Setup Time, t_{SU}		100			ns
SDA Data Hold Time, t_{HD}		300			ns
Start Setup Time, t_{ST}	For Start Condition	100			ns
Stop Setup Time, t_{SP}	For Stop Condition	100			ns

Figure 1:
I²C Compatible Serial Bus Timing

Innovative Power™   - 8 -   **www.active-semi.com**
Active-Semi Proprietary—For Authorized Recipients and Customers
ActivePMU™ **is a trademark of Active-Semi.**
I²C™ is a trademark of NXP.

Copyright © 2013 Active-Semi, Inc.

GLOBAL REGISTER MAP

OUTPUT	ADDRESS		BITS							
			D7	D6	D5	D4	D3	D2	D1	D0
SYS	0x00	NAME	TRST	nSYSMODE	nSYSLEVMSK	nSYSSTAT	SYSLEV[3]	SYSLEV[2]	SYSLEV[1]	SYSLEV[0]
		DEFAULT[1]	0	1	0	R	0	1	1	1
SYS	0x01	NAME	*Reserved*	*Reserved*	*Reserved*	*Reserved*	SCRATCH	SCRATCH	SCRATCH	SCRATCH
		DEFAULT[1]	0	0	0	0	0	0	0	0
REG1	0x20	NAME	*Reserved*	*Reserved*	VSET1[5]	VSET1[4]	VSET1[3]	VSET1[2]	VSET1[1]	VSET1[0]
		DEFAULT[1]	0	0	1	1	0	1	1	0
REG1	0x21	NAME	*Reserved*	*Reserved*	VSET2[5]	VSET2[4]	VSET2[3]	VSET2[2]	VSET2[1]	VSET2[0]
		DEFAULT[1]	0	0	1	1	0	1	1	0
REG1	0x22	NAME	ON	PHASE	MODE	DELAY[2][2]	DELAY[1][2]	DELAY[0][2]	nFLTMSK	OK
		DEFAULT[1]	0	0	0	0	0	0	0	R
REG2	0x30	NAME	*Reserved*	*Reserved*	VSET1[5]	VSET1[4]	VSET1[3]	VSET1[2]	VSET1[1]	VSET1[0]
		DEFAULT[1]	0	0	0	1	1	1	1	0
REG2	0x31	NAME	*Reserved*	*Reserved*	VSET2[5]	VSET2[4]	VSET2[3]	VSET2[2]	VSET2[1]	VSET2[0]
		DEFAULT[1]	0	0	0	1	1	1	1	0
REG2	0x32	NAME	ON	PHASE	MODE	DELAY[2][2]	DELAY[1][2]	DELAY[0][2]	nFLTMSK	OK
		DEFAULT[1]	0	0	0	0	1	0	0	R
REG3	0x40	NAME	*Reserved*	*Reserved*	VSET1[5]	VSET1[4]	VSET1[3]	VSET1[2]	VSET1[1]	VSET1[0]
		DEFAULT[1]	0	0	0	1	1	0	0	0
REG3	0x41	NAME	*Reserved*	*Reserved*	VSET2[5]	VSET2[4]	VSET2[3]	VSET2[2]	VSET2[1]	VSET2[0]
		DEFAULT[1]	0	0	0	1	1	0	0	0
REG3	0x42	NAME	ON	PWRSTAT	MODE	DELAY[2][2]	DELAY[1][2]	DELAY[0][2]	nFLTMSK	OK
		DEFAULT[1]	0	0	0	0	1	0	0	R
REG4	0x50	NAME	*Reserved*	*Reserved*	VSET[5]	VSET[4]	VSET[3]	VSET[2]	VSET[1]	VSET[0]
		DEFAULT[1]	0	0	1	0	0	1	0	0
REG4	0x51	NAME	ON	DIS	LOWIQ	DELAY[2][2]	DELAY[1][2]	DELAY[0][2]	nFLTMSK	OK
		DEFAULT[1]	0	1	0	0	0	1	0	R
REG5	0x54	NAME	*Reserved*	*Reserved*	VSET[5]	VSET[4]	VSET[3]	VSET[2]	VSET[1]	VSET[0]
		DEFAULT[1]	0	0	0	1	1	0	0	0
REG5	0x55	NAME	ON	DIS	LOWIQ	DELAY[2][2]	DELAY[1][2]	DELAY[0][2]	nFLTMSK	OK
		DEFAULT[1]	0	1	0	0	0	1	0	R
REG6	0x60	NAME	*Reserved*	*Reserved*	VSET[5]	VSET[4]	VSET[3]	VSET[2]	VSET[1]	VSET[0]
		DEFAULT[1]	0	0	1	1	1	0	0	1
REG6	0x61	NAME	ON	DIS	LOWIQ	DELAY[2][2]	DELAY[1][2]	DELAY[0][2]	nFLTMSK	OK
		DEFAULT[1]	0	1	0	0	1	1	0	R
REG7	0x64	NAME	*Reserved*	*Reserved*	VSET[5]	VSET[4]	VSET[3]	VSET[2]	VSET[1]	VSET[0]
		DEFAULT[1]	0	0	1	1	0	0	0	1
REG7	0x65	NAME	ON	DIS	LOWIQ	DELAY[2][2]	DELAY[1][2]	DELAY[0][2]	nFLTMSK	OK
		DEFAULT[1]	0	1	0	0	0	1	0	R

[1]: Default values of ACT8891Q4I133-T.

[2]: Regulator turn-on delay bits. Automatically cleared to default values when the input power is removed or falls below the system UVLO.

REGISTER AND BIT DESCRIPTIONS

Table 1:

Global Register Map

OUTPUT	ADDRESS	BIT	NAME	ACCESS	DESCRIPTION
SYS	0x00	[7]	TRST	R/W	Reset Timer Setting. Defines the reset time-out threshold. Reset time-out is 65ms when value is 1, reset time-out is 260ms when value is 0. See *nRSTO Output* section for more information.
SYS	0x00	[6]	nSYSMODE	R/W	SYSLEV Mode Select. Defines the response to the SYSLEV voltage detector, 1: Generate an interrupt when V_{VDDREF} falls below the programmed SYSLEV threshold, 0: automatic shutdown when V_{VDDREF} falls below the programmed SYSLEV threshold.
SYS	0x00	[5]	nSYSLEVMSK	R/W	System Voltage Level Interrupt Mask. Disabled interrupt by default, set to 1 to enable this interrupt. See the *Programmable System Voltage Monitor* section for more information
SYS	0x00	[4]	nSYSSTAT	R	System Voltage Status. Value is 1 when V_{VDDREF} is lower than the SYSLEV voltage threshold, value is 0 when V_{VDDREF} is higher than the system voltage detection threshold.
SYS	0x00	[3:0]	SYSLEV	R/W	System Voltage Detect Threshold. Defines the SYSLEV voltage threshold. See the *Programmable System Voltage Monitor* section for more information.
SYS	0x01	[7:4]	-	R/W	Reserved.
SYS	0x01	[3:0]	SCRATCH	R/W	Scratchpad Bits. Non-functional bits, maybe be used by user to store system status information. Volatile bits, which are cleared upon system shutdown.
REG1	0x20	[7:6]	-	R	Reserved.
REG1	0x20	[5:0]	VSET1	R/W	Primary Output Voltage Selection. Valid when VSEL is driven low. See the *Output Voltage Programming* section for more information.
REG1	0x21	[7:6]	-	R	Reserved.
REG1	0x21	[5:0]	VSET2	R/W	Secondary Output Voltage Selection. Valid when VSEL is driven high. See the *Output Voltage Programming* section for more information.
REG1	0x22	[7]	ON	R/W	Regulator Enable Bit. Set bit to 1 to enable the regulator, clear bit to 0 to disable the regulator.
REG1	0x22	[6]	PHASE	R/W	Regulator Phase Control. Set bit to 1 for regulator to operate 180° out of phase with the oscillator, clear bit to 0 for regulator to operate in phase with the oscillator.
REG1	0x22	[5]	MODE	R/W	Regulator Mode Select. Set bit to 1 for fixed-frequency PWM under all load conditions, clear bit to 0 to transit to power-savings mode under light-load conditions.
REG1	0x22	[4:2]	DELAY	R/W	Regulator Turn-On Delay Control. See the *REG1, REG2, REG3 Turn-on Delay* section for more information.
REG1	0x22	[1]	nFLTMSK	R/W	Regulator Fault Mask Control. Set bit to 1 enable to fault-interrupts, clear bit to 0 to disable fault-interrupts.
REG1	0x22	[0]	OK	R	Regulator Power-OK Status. Value is 1 when output voltage exceeds the power-OK threshold, value is 0 otherwise.
REG2	0x30	[7:6]	-	R	Reserved.
REG2	0x30	[5:0]	VSET1	R/W	Primary Output Voltage Selection. Valid when VSEL is driven low. See the *Output Voltage Programming* section for more information.
REG2	0x31	[7:6]	-	R	Reserved.
REG2	0x31	[5:0]	VSET2	R/W	Secondary Output Voltage Selection. Valid when VSEL is driven high. See the *Output Voltage Programming* section for more information.

REGISTER AND BIT DESCRIPTIONS CONT'D

OUTPUT	ADDRESS	BIT	NAME	ACCESS	DESCRIPTION
REG2	0x32	[7]	ON	R/W	Regulator Enable Bit. Set bit to 1 to enable the regulator, clear bit to 0 to disable the regulator.
REG2	0x32	[6]	PHASE	R/W	Regulator Phase Control. Set bit to 1 for regulator to operate 180° out of phase with the oscillator, clear bit to 0 for regulator to operate in phase with the oscillator.
REG2	0x32	[5]	MODE	R/W	Regulator Mode Select. Set bit to 1 for fixed-frequency PWM under all load conditions, clear bit to 0 to transit to power-savings mode under light-load conditions.
REG2	0x32	[4:2]	DELAY	R/W	Regulator Turn-On Delay Control. See the *REG1, REG2, REG3 Turn-on Delay* section for more information.
REG2	0x32	[1]	nFLTMSK	R/W	Regulator Fault Mask Control. Set bit to 1 enable to fault-interrupts, clear bit to 0 to disable fault-interrupts.
REG2	0x32	[0]	OK	R	Regulator Power-OK Status. Value is 1 when output voltage exceeds the power-OK threshold, value is 0 otherwise.
REG3	0x40	[7:6]	-	R	Reserved.
REG3	0x40	[5:0]	VSET1	R/W	Primary Output Voltage Selection. Valid when VSEL is driven low. See the *Output Voltage Programming* section for more information.
REG3	0x41	[7:6]	-	R	Reserved.
REG3	0x41	[5:0]	VSET2	R/W	Secondary Output Voltage Selection. Valid when VSEL is driven high. See the *Output Voltage Programming* section for more information.
REG3	0x42	[7]	ON	R/W	Regulator Enable Bit. Set bit to 1 to enable the regulator, clear bit to 0 to disable the regulator.
REG3	0x42	[6]	PWRSTAT	R/W	Configures regulator behavior with respect to the nPBIN input. Set bit to 0 to enable regulator when nPBIN is asserted.
REG3	0x42	[5]	MODE	R/W	Regulator Mode Select. Set bit to 1 for fixed-frequency PWM under all load conditions, clear bit to 0 to transition to power-savings mode under light-load conditions.
REG3	0x42	[4:2]	DELAY	R/W	Regulator Turn-On Delay Control. See the *REG1, REG2, REG3 Turn-on Delay* section for more information.
REG3	0x42	[1]	nFLTMSK	R/W	Regulator Fault Mask Control. Set bit to 1 enable to fault-interrupts, clear bit to 0 to disable fault-interrupts.
REG3	0x42	[0]	OK	R	Regulator Power-OK Status. Value is 1 when output voltage exceeds the power-OK threshold, value is 0 otherwise.
REG4	0x50	[7:6]	-	R	Reserved.
REG4	0x50	[5:0]	VSET	R/W	Output Voltage Selection. See the *Output Voltage Programming* section for more information.
REG4	0x51	[7]	ON	R/W	Regulator Enable Bit. Set bit to 1 to enable the regulator, clear bit to 0 to disable the regulator.
REG4	0x51	[6]	DIS	R/W	Output Discharge Control. When activated, discharges LDO output to GA through 1.5kΩ when in shutdown. Set bit to 1 to enable output voltage discharge in shutdown, clear bit to 0 to disable this function.
REG4	0x51	[5]	LOWIQ	R/W	LDO Low-IQ Mode Control. Set bit to 1 for low-power operating mode, clear bit to 0 for normal mode.
REG4	0x51	[4:2]	DELAY	R/W	Regulator Turn-On Delay Control. See the *REG4, REG5, REG6, REG7 Turn-on Delay* section for more information.
REG4	0x51	[1]	nFLTMSK	R/W	Regulator Fault Mask Control. Set bit to 1 enable to fault-interrupts, clear bit to 0 to disable fault-interrupts.
REG4	0x51	[0]	OK	R	Regulator Power-OK Status. Value is 1 when output voltage exceeds the power-OK threshold, value is 0 otherwise.

REGISTER AND BIT DESCRIPTIONS CONT'D

OUTPUT	ADDRESS	BIT	NAME	ACCESS	DESCRIPTION
REG5	0x54	[7:6]	-	R	Reserved.
REG5	0x54	[5:0]	VSET	R/W	Output Voltage Selection. See the *Output Voltage Programming* section for more information.
REG5	0x55	[7]	ON	R/W	Regulator Enable Bit. Set bit to 1 to enable the regulator, clear bit to 0 to disable the regulator.
REG5	0x55	[6]	DIS	R/W	Output Discharge Control. When activated, discharges LDO output to GA through 1.5kΩ when in shutdown. Set bit to 1 to enable output voltage discharge in shutdown, clear bit to 0 to disable this function.
REG5	0x55	[5]	LOWIQ	R/W	LDO Low-IQ Mode Control. Set bit to 1 for low-power operating mode, clear bit to 0 for normal mode.
REG5	0x55	[4:2]	DELAY	R/W	Regulator Turn-On Delay Control. See the *REG4, REG5, REG6, REG7 Turn-on Delay* section for more information.
REG5	0x55	[1]	nFLTMSK	R/W	Regulator Fault Mask Control. Set bit to 1 enable to fault-interrupts, clear bit to 0 to disable fault-interrupts.
REG5	0x55	[0]	OK	R	Regulator Power-OK Status. Value is 1 when output voltage exceeds the power-OK threshold, value is 0 otherwise.
REG6	0x60	[7:6]	-	R	Reserved.
REG6	0x60	[5:0]	VSET	R/W	Output Voltage Selection. See the *Output Voltage Programming* section for more information.
REG6	0x61	[7]	ON	R/W	Regulator Enable Bit. Set bit to 1 to enable the regulator, clear bit to 0 to disable the regulator.
REG6	0x61	[6]	DIS	R/W	Output Discharge Control. When activated, discharges LDO output to GA through 1.5kΩ when in shutdown. Set bit to 1 to enable output voltage discharge in shutdown, clear bit to 0 to disable this function.
REG6	0x61	[5]	LOWIQ	R/W	LDO Low-IQ Mode Control. Set bit to 1 for low-power operating mode, clear bit to 0 for normal mode.
REG6	0x61	[4:2]	DELAY	R/W	Regulator Turn-On Delay Control. See the *REG4, REG5, REG6, REG7 Turn-on Delay* section for more information.
REG6	0x61	[1]	nFLTMSK	R/W	Regulator Fault Mask Control. Set bit to 1 enable to fault-interrupts, clear bit to 0 to disable fault-interrupts.
REG6	0x61	[0]	OK	R	Regulator Power-OK Status. Value is 1 when output voltage exceeds the power-OK threshold, value is 0 otherwise.
REG7	0x64	[7:6]	-	R	Reserved.
REG7	0x64	[5:0]	VSET	R/W	Output Voltage Selection. See the *Output Voltage Programming* section for more information.
REG7	0x65	[7]	ON	R/W	Regulator Enable Bit. Set bit to 1 to enable the regulator, clear bit to 0 to disable the regulator.
REG7	0x65	[6]	DIS	R/W	Output Discharge Control. When activated, discharges LDO output to GA through 1.5kΩ when in shutdown. Set bit to 1 to enable output voltage discharge in shutdown, clear bit to 0 to disable this function.
REG7	0x65	[5]	LOWIQ	R/W	LDO Low-IQ Mode Control. Set bit to 1 for low-power operating mode, clear bit to 0 for normal mode.
REG7	0x65	[4:2]	DELAY	R/W	Regulator Turn-On Delay Control. See the *REG4, REG5, REG6, REG7 Turn-on Delay* section for more information.
REG7	0x65	[1]	nFLTMSK	R/W	Regulator Fault Mask Control. Set bit to 1 enable to fault-interrupts, clear bit to 0 to disable fault-interrupts.
REG7	0x65	[0]	OK	R	Regulator Power-OK Status. Value is 1 when output voltage exceeds the power-OK threshold, value is 0 otherwise.

Innovative Power™
Active-Semi Proprietary—For Authorized Recipients and Customers
ActivePMU™ is a trademark of Active-Semi.
I²C™ **is a trademark of NXP.**

- 12 -

www.active-semi.com
Copyright © 2013 Active-Semi, Inc.

SYSTEM CONTROL ELECTRICAL CHARACTERISTICS

(V_{VP1} = V_{VP2} = V_{VP3} = 3.6V, T_A = 25°C, unless otherwise specified.)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Input Voltage Range		2.7		5.5	V
UVLO Threshold Voltage	V_{VDDREF} Rising	2.2	2.45	2.65	V
UVLO Hysteresis	V_{VDDREF} Falling		200		mV
Supply Current	REG1, REG2, REG3, REG4, REG5, REG6 and REG7 Enabled		420		µA
Shutdown Supply Current	All Regulators Disabled		1.5	3.0	µA
Oscillator Frequency		1.8	2	2.2	MHz
Logic High Input Voltage①		1.4			V
Logic Low Input Voltage				0.4	V
Leakage Current	V_{nIRQ} = V_{nRSTO} = 4.2V			1	µA
Low Level Output Voltage②	I_{SINK} = 5mA			0.35	V
nRSTO Delay			260③		ms
Thermal Shutdown Temperature	Temperature rising		160		°C
Thermal Shutdown Hysteresis			20		°C

①: PWRHLD, VSEL are logic inputs.

②: nPBSTAT, nIRQ, nRSTO are open drain outputs.

③: Typical value shown. Actual value may vary from 227.9ms to 291.2ms.

STEP-DOWN DC/DC ELECTRICAL CHARACTERISTICS

(V_{VP1} = V_{VP2} = V_{VP3} = 3.6V, T_A = 25°C, unless otherwise specified.)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
Operating Voltage Range		2.7		5.5	V
UVLO Threshold	Input Voltage Rising	2.5	2.6	2.7	V
UVLO Hysteresis	Input Voltage Falling		100		mV
Quiescent Supply Current	Regulator Enabled		65	90	µA
Shutdown Current	V_{VP} = 5.5V, Regulator Disabled		0	1	µA
Output Voltage Accuracy	V_{OUT} ≥ 1.2V, I_{OUT} = 10mA	-1%	V_{NOM}①	1%	V
	V_{OUT} < 1.2V, I_{OUT} = 10mA	-2%	V_{NOM}①	2%	
Line Regulation	V_{VP} = Max(V_{NOM}① +1, 3.2V) to 5.5V		0.15		%/V
Load Regulation	I_{OUT} = 10mA to IMAX②		0.0017		%/mA
Power Good Threshold	V_{OUT} Rising		93		%V_{NOM}
Power Good Hysteresis	V_{OUT} Falling		2		%V_{NOM}
Oscillator Frequency	V_{OUT} ≥ 20% of V_{NOM}	1.8	2	2.2	MHz
	V_{OUT} = 0V		500		kHz
Soft-Start Period			400		µs
Minimum On-Time			75		ns
REG1					
Maximum Output Current		1.15			A
Current Limit		1.5	1.80	2.1	A
PMOS On-Resistance	I_{SW1} = -100mA		0.16		Ω
NMOS On-Resistance	I_{SW1} = 100mA		0.16		Ω
SW1 Leakage Current	V_{VP1} = 5.5V, V_{SW1} = 0 or 5.5V		0	1	µA
REG2					
Maximum Output Current		1.15			A
Current Limit		1.5	1.80	2.1	A
PMOS On-Resistance	I_{SW2} = -100mA		0.16		Ω
NMOS On-Resistance	I_{SW2} = 100mA		0.16		Ω
SW2 Leakage Current	V_{VP2} = 5.5V, V_{SW2} = 0 or 5.5V		0	1	µA
REG3					
Maximum Output Current		1.3			A
Current Limit		1.7	2.1	2.5	A
PMOS On-Resistance	I_{SW3} = -100mA		0.16		Ω
NMOS On-Resistance	I_{SW3} = 100mA		0.16		Ω
SW3 Leakage Current	V_{VP3} = 5.5V, V_{SW3} = 0 or 5.5V		0	1	µA

①: V_{NOM} refers to the nominal output voltage level for V_{OUT} as defined by the *Ordering Information* section.

②: IMAX Maximum Output Current.

Innovative Power™
Active-Semi Proprietary—For Authorized Recipients and Customers
ActivePMU™ **is a trademark of Active-Semi.**
I²C™ **is a trademark of NXP.**

- 14 -

www.active-semi.com
Copyright © 2013 Active-Semi, Inc.

LOW-NOISE LDO ELECTRICAL CHARACTERISTICS

(V_{INL} = 3.6V, C_{OUT4} = C_{OUT5} = 1.5µF, C_{OUT6} = C_{OUT7} = 2.2µF, LOWIQ[ ] = [0], T_A = 25°C, unless otherwise specified.)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Operating Voltage Range		2.5		5.5	V
Output Voltage Accuracy	V_{OUT} ≥ 1.2V, T_A = 25°C, I_{OUT} = 10mA	-1%	V_{NOM}[①]	2%	V
	V_{OUT} < 1.2V, T_A = 25°C, I_{OUT} = 10mA	-2%	V_{NOM}[①]	4%	
Line Regulation	V_{INL} = Max (V_{OUT} + 0.5V, 3.6V) to 5.5V LOWIQ[ ] = [0]		0.05		mV/V
	V_{INL} = Max (V_{OUT} + 0.5V, 3.6V) to 5.5V LOWIQ[ ] = [1]		0.5		
Load Regulation	I_{OUT} = 1mA to IMAX[②]		0.08		V/A
Power Supply Rejection Ratio	f = 1kHz, I_{OUT} = 20mA, V_{OUT} =1.2V		75		dB
	f = 10kHz, I_{OUT} = 20mA, V_{OUT} =1.2V		65		
Supply Current per Output	Regulator Enabled, LOWIQ[ ] = [0]		37	60	µA
	Regulator Enabled, LOWIQ[ ] = [1]		31	52	
	Regulator Disabled		0	1	
Soft-Start Period	V_{OUT} = 2.9V		140		µs
Power Good Threshold	V_{OUT} Rising		89		%
Power Good Hysteresis	V_{OUT} Falling		3		%
Output Noise	I_{OUT} = 20mA, f = 10Hz to 100kHz, V_{OUT} = 1.2V		50		µV$_{RMS}$
Discharge Resistance	LDO Disabled, DIS[ ] = 1		1.5		kΩ
REG4					
Dropout Voltage[③]	I_{OUT} = 160mA, V_{OUT} > 3.1V		90	180	mV
Maximum Output Current		320			mA
Current Limit[④]	V_{OUT} = 95% of regulation voltage	400			mA
Stable C_{OUT4} Range		3.3		20	µF
REG5					
Dropout Voltage	I_{OUT} = 160mA, V_{OUT} > 3.1V		140	280	mV
Maximum Output Current		320			mA
Current Limit	V_{OUT} = 95% of regulation voltage	400			mA
Stable C_{OUT5} Range		3.3		20	µF
REG6					
Dropout Voltage	I_{OUT} = 160mA, V_{OUT} > 3.1V		90	180	mV
Maximum Output Current		320			mA
Current Limit	V_{OUT} = 95% of regulation voltage	400			mA
Stable C_{OUT6} Range		3.3		20	µF
REG7					
Dropout Voltage	I_{OUT} = 160mA, V_{OUT} > 3.1V		140	280	mV
Maximum Output Current		320			mA
Current Limit	V_{OUT} = 95% of regulation voltage	400			mA
Stable C_{OUT7} Range		3.3		20	µF

①: V_{NOM} refers to the nominal output voltage level for V_{OUT} as defined by the *Ordering Information* section.

②: IMAX Maximum Output Current.

③: Dropout Voltage is defined as the differential voltage between input and output when the output voltage drops 100mV below the regulation voltage (for 3.1V output voltage or higher)

④: LDO current limit is defined as the output current at which the output voltage drops to 95% of the respective regulation voltage. Under heavy overload conditions the output current limit folds back by 30% (typ)

# TYPICAL PERFORMANCE CHARACTERISTICS

(V_{VP1} = V_{VP2} = V_{VP3} = 3.6V, T_A = 25°C, unless otherwise specified.)

V_{REF} vs. Temperature

ACT8891-001

Typical V_{REF}=1.2V

Frequency vs. Temperature

ACT8891-002

Typical Oscillator Frequency=2MHz

nPBIN Startup Sequence

ACT8891-003

CH1: V_{nPBIN}, 2V/div
CH2: V_{OUT1}, 2V/div
CH3: V_{OUT2}, 1V/div
CH4: V_{OUT3}, 1V/div
CH5: V_{OUT4}, 2V/div
CH6: V_{OUT5}, 1V/div
TIME: 5ms/div

nPBIN Startup Sequence

ACT8891-004

CH1: V_{nPBIN}, 2V/div
CH2: V_{OUT1}, 2V/div
CH3: V_{OUT2}, 1V/div
CH4: V_{OUT3}, 1V/div
CH5: V_{OUT6}, 2V/div
CH6: V_{OUT7}, 2V/div
TIME: 5ms/div

PWRHLD Startup Sequence

ACT8891-005

CH1: V_{PWRHLD}, 5V/div
CH2: V_{OUT1}, 2V/div
CH3: V_{OUT2}, 1V/div
CH4: V_{OUT3}, 1V/div
CH5: V_{OUT4}, 2V/div
CH6: V_{OUT5}, 1V/div
TIME: 5ms/div

PWRHLD Startup Sequence

ACT8891-006

CH1: V_{PWRHLD}, 5V/div
CH2: V_{OUT1}, 2V/div
CH3: V_{OUT2}, 1V/div
CH4: V_{OUT3}, 1V/div
CH5: V_{OUT6}, 2V/div
CH6: V_{OUT7}, 2V/div
TIME: 5ms/div

TYPICAL PERFORMANCE CHARACTERISTICS CONT'D

(T_A = 25°C, unless otherwise specified.)

Push-Button Response (First Power-Up)

CH1: V_{nPBIN}, 2V/div
CH2: $V_{nPBSTAT}$, 2V/div
CH3: V_{nRSTO}, 2V/div
TIME: 100ms/div

nPBIN Resistor = 50kΩ

Manual Reset Response

CH1: V_{nPBIN}, 2V/div
CH2: $V_{nPBSTAT}$, 2V/div
CH3: V_{nRSTO}, 2V/div
TIME: 100ms/div

nPBIN Resistor = 0Ω

REG1 Efficiency vs. Output Current

REG2 Efficiency vs. Output Current

REG3 Efficiency vs. Output Current

Active-Semi Proprietary—For Authorized Recipients and Customers
*ActivePMU™* is a trademark of Active-Semi.
I²C™ is a trademark of NXP.

TYPICAL PERFORMANCE CHARACTERISTICS CONT'D

(T_A = 25°C, unless otherwise specified.)

REG1 Output Voltage vs. Temperature

V_{OUT1} = 3.3V
I_{LOAD} = 100mA

ACT8891-012

REG2 Output Voltage vs. Temperature

V_{OUT2} = 1.3V
I_{LOAD} = 100mA

ACT8891-013

REG3 Output Voltage vs. Temperature

V_{OUT2} = 1.3V
I_{LOAD} = 100mA

ACT8891-014

REG1, 2, 3 MOSFET Resistance

I_{LOAD} = 100mA

PMOS   NMOS

ACT8891-015

TYPICAL PERFORMANCE CHARACTERISTICS CONT'D

(T_A = 25°C, unless otherwise specified.)

REG4, 5, 6 Output Voltage vs. Output Current

REG7 Output Voltage vs. Output Current

Dropout Voltage vs. Output Current

Dropout Voltage vs. Output Current

TYPICAL PERFORMANCE CHARACTERISTICS CONT'D

(T$_A$ = 25°C, unless otherwise specified.)

Output Voltage vs. Temperature

ACT8891-020

REG7

REG4, REG5, REG6

Region of Stable C$_{OUT}$ ESR vs. Output Current

ACT8891-021

Stable ESR

LDO Output Voltage Noise

ACT8891-022

CH1

CH1: V$_{OUTx}$, 200µV/div (AC COUPLED)
TIME: 200ms/div

SYSTEM CONTROL INFORMATION

Interfacing with the Rockchip RK2918 Processor

The ACT8891 is optimized for use in applications using the Rockchip RK2918 processor, supporting both the power domains as well as the signal interface for these processors.

The following paragraphs describe how to design ACT8891 with RK2918 processor.

Table 2:

ACT8891 and Rockchip RK2918 Power Domains

POWER DOMAIN	ACT8891 CHANNEL	TYPE	DEFAULT VOLTAGE	CURRENT CAPABILITY
IO	REG1	DC/DC	3.0V	1150mA
DDR3	REG2	DC/DC	1.5V	1150mA
Core	REG3	DC/DC	1.2V	1300mA
HDMI_CORE, CODEC_1.8V	REG4	LDO	1.8V	320mA
xPLL, USB_PHY_1.2V	REG5	LDO	1.2V	320mA
USB_PHY_3.3V, CODEC	REG6	LDO	3.3V	320mA
USB_PHY_2.5V, ARMPLL, ADC	REG7	LDO	2.5V	320mA

Table 3:

ACT8891 and RK2918 Signal Interface

ACT8891	DIRECTION	RK2918
SCL	⟵	I2C3_SCL
SDA	⟷	I2C3_SDA
VSEL	⟵	GPIO4_D0
nRSTO	⟶	NPOR
nIRQ	⟶	BAT_LOW
nPBSTAT	⟶	Power_KEY
PWRHLD	⟵	Power_ON

Table 4:

Control Pins

PIN NAME	OUTPUT
nPBIN	REG1, REG2, REG3, REG4, REG5, REG6, REG7
PWRHLD	REG1, REG2, REG3, REG4, REG5, REG6, REG7

Control Signals

Enable Inputs

The ACT8891 features a variety of control inputs, which are used to enable and disable outputs depending upon the desired mode of operation. PWRHLD is a logic input, and nPBIN is a unique, multi-function input. Refer to Table 4 for a description of which channels are controlled by each input.

nPBIN Multi-Function Input

ACT8891 features the nPBIN multi-function pin, which combines system enable/disable control with a hardware reset function. Select either of the two pin functions by asserting this pin, either through a direct connection to GA, or through a 50kΩ resistor to GA, as shown in Figure 2.

Manual Reset Function

The second major function of the nPBIN input is to provide a manual-reset input for the processor. To manually-reset the processor, drive nPBIN directly to GA through a low impedance (less than 2.5kΩ). When this occurs, nRSTO immediately asserts low, then remains asserted low until the nPBIN input is de-asserted and the reset timeout period expires.

nPBSTAT Output

nPBSTAT is an open-drain output that reflects the state of the nPBIN input; nPBSTAT is asserted low whenever nPBIN is asserted, and is high-Z otherwise. This output is typically used as an interrupt signal to the processor, to initiate a software-programmable routine such as operating mode selection or to open a menu. Connect nPBSTAT to an appropriate supply voltage (typically OUT1) through a 10kΩ or greater resistor.

Figure 2:

nPBIN Input

nRSTO Output

nRSTO is an open-drain output which asserts low upon startup or when manual reset is asserted via the nPBIN input. When asserted on startup, nRSTO remains low until reset timeout period expires after OUT1 reaches its power-OK threshold. When asserted due to manual-reset, nRSTO immediately asserts low, then remains asserted low until the nPBIN input is de-asserted and the reset timeout period expires.

Connect a 10kΩ or greater pull-up resistor from nRSTO to an appropriate voltage supply (typically OUT1).

nIRQ Output

nIRQ is an open-drain output that asserts low any time an interrupt is generated. Connect a 10kΩ or greater pull-up resistor from nIRQ to an appropriate voltage supply. nIRQ is typically used to drive the interrupt input of the system processor.

Many of the ACT8891's functions support interrupt-generation as a result of various conditions. These are typically masked by default, but may be unmasked via the I^2C interface. For more information about the available fault conditions, refer to the appropriate sections of this datasheet.

Note that under some conditions a false interrupt may be generated upon initial startup. For this reason, it is recommended that the interrupt service routine check and validate nSYSLEVMSK[ ] and nFLTMSK[ ] bits before processing an interrupt generated by these bits. These interrupts may be validated by nSYSSTAT[ ], OK[ ] bits.

Push-Button Control

The ACT8891 is designed to initiate a system enable sequence when the nPBIN multi-function input is asserted. Once this occurs, a power-on sequence commences, as described below. The power-on sequence must complete and the microprocessor must take control (by asserting PWRHLD) before nPBIN is de-asserted. If the microprocessor is unable to complete its power-up routine successfully before the user lets the push-button go off, the ACT8891 automatically shuts the system down. This provides protection against accidental or momentary assertions of the push-button. If desired, longer "push-and-hold" times can be easily implemented by simply adding an additional time delay before asserting PWRHLD.

Control Sequences

The ACT8891 features a variety of control sequences that are optimized for supporting system enable and disable.

Enabling/Disabling Sequence

A typical enable sequence initiates as a result of asserting nPBIN, and begins by enabling REG1. When REG1 reaches its power-OK threshold, nRSTO is asserted low, resetting the microprocessor. REG4, REG5 and REG7 are enabled after REG1 reaches its power-OK threshold for 2ms[①]. When REG1 reaches its power-OK threshold for 4ms[①], REG2 and REG3 are enabled. When REG1 reaches its power-OK threshold for 8ms[①], REG6 is enabled. If REG1 is above its power-OK threshold when the reset timer expires, nRSTO is de-asserted, allowing the microprocessor to begin its boot sequence.

During the boot sequence, the microprocessor must assert PWRHLD, holding the regulators to ensure that the system remains powered after nPBIN is released.

Once the power-up routine is completed, the system remains enabled after the push-button is released as long as PWRHLD is asserted high. If the processor does not assert before the user releases the push-button, the boot-up sequence is terminated and all regulators are disabled. This provides protection against "false-enable", when the pushbutton is accidentally depressed, and also ensures that the system remains enabled only if the processor successfully completes the boot-up sequence.

As with the enable sequence, a typical disable sequence is initiated when the user presses the push-button, which interrupts the processor via the nPBSTAT output. The actual disable sequence is completely software-controlled, but typically involved initiating various "clean-up" processes before the processor finally de-asserts PWRHLD, which disables all the outputs after push-button is released.

Figure 3:

Enable/Disable Sequence

①: Typical value shown, actual delay time may vary from (T-1ms) × 88% to T × 112%, where T is the typical delay time setting.

FUNCTIONAL DESCRIPTION

I²C Interface

The ACT8891 features an I²C interface that allows advanced programming capability to enhance overall system performance. To ensure compatibility with a wide range of system processors, the I²C interface supports clock speeds of up to 400kHz ("Fast-Mode" operation) and uses standard I²C commands. I²C write-byte commands are used to program the ACT8891, and I²C read-byte commands are used to read the ACT8891's internal registers. The ACT8891 always operates as a slave device, and is addressed using a 7-bit slave address followed by an eighth bit, which indicates whether the transaction is a read-operation or a write-operation, [1011011x].

SDA is a bi-directional data line and SCL is a clock input. The master device initiates a transaction by issuing a START condition, defined by SDA transitioning from high to low while SCL is high. Data is transferred in 8-bit packets, beginning with the MSB, and is clocked-in on the rising edge of SCL. Each packet of data is followed by an "Acknowledge" (ACK) bit, used to confirm that the data was transmitted successfully.

For more information regarding the I²C 2-wire serial interface, go to the NXP website: http://www.nxp.com.

Voltage Monitor and Interrupt

Programmable System Voltage Monitor

The ACT8891 features a programmable system-voltage monitor, which monitors the voltage at VDDREF and compares it to a programmable threshold voltage. The programmable voltage threshold is programmed by SYSLEV[3:0], as shown in Table 5.

SYSLEV[ ] is set to 3.0V by default. There is a 200mV rising hysteresis on SYSLEV[ ] threshold such that V_{VDDREF} needs to be 3.2V(typ) or higher in order to power up the IC.

The nSYSSTAT[ ] bit reflects the output of an internal voltage comparator that monitors V_{VDDREF} relative to the SYSLEV[ ] voltage threshold, the value of nSYSTAT[ ] = 1 when V_{VDDREF} is lower than the SYSLEV[ ] voltage threshold, and nSYSTAT[ ] = 0 when V_{VDDREF} is higher than the SYSLEV[ ] voltage threshold. Note that the SYSLEV[ ] voltage threshold is defined for falling voltages, and that the comparator produces about 200mV of hysteresis at VDDREF. As a result, once V_{VDDREF} falls below the SYSLEV threshold, its voltage must increase by more than about 200mV to clear that condition.

After the IC is powered up, the ACT8891 responds in one of two ways when the voltage at VDDREF falls below the SYSLEV[ ] voltage threshold:

1) If nSYSMODE[ ] = 1 (default case), when system voltage level interrupt is unmasked (nSYSLEVMSK[ ]=1) and V_{VDDREF} falls below the programmable threshold, the ACT8891 asserts nIRQ, providing a software "under-voltage alarm". The response to this interrupt is controlled by the CPU, but will typically initiate a controlled shutdown sequence either or alert the user that the battery is low. In this case the interrupt is cleared when V_{VDDREF} rises up again above the SYSLEV rising threshold and nSYSSTAT[ ] is read via I²C.

2) If nSYSMODE[ ] = 0, when V_{VDDREF} falls below the programmable threshold the ACT8891 shuts down, immediately disabling all regulators. This option is useful for implementing a programmable "under-voltage lockout" function that forces the system off when the battery voltage falls below the SYSLEV threshold voltage. Since this option does not support a controlled shutdown sequence, it is generally used as a "fail-safe" to shut the system down when the battery voltage is too low.

Table 5:

SYSLEV Falling Threshold

SYSLEV[3:0]	SYSLEV Falling Threshold (Hysteresis = 200mV)
0000	2.3
0001	2.4
0010	2.5
0011	2.6
0100	2.7
0101	2.8
0110	2.9
0111	3.0
1000	3.1
1001	3.2
1010	3.3
1011	3.4
1100	3.5
1101	3.6
1110	3.7
1111	3.8

Thermal Shutdown

The ACT8891 integrates thermal shutdown protection circuitry to prevent damage resulting from excessive thermal stress, as may be encountered under fault conditions. This circuitry disables all regulators if the ACT8891 die temperature exceeds 160°C, and prevents the regulators from being enabled until the IC temperature drops by 20°C (typ).

STEP-DOWN DC/DC REGULATORS

General Description

The ACT8891 features three synchronous, fixed-frequency, current-mode PWM step down converters that achieve peak efficiencies of up to 97%. REG1 and REG2 are capable of supplying up to 1150mA of output current, while REG3 supports up to 1300mA. These regulators operate with a fixed frequency of 2MHz, minimizing noise in sensitive applications and allowing the use of small external components.

100% Duty Cycle Operation

Each regulator is capable of operating at up to 100% duty cycle. During 100% duty-cycle operation, the high-side power MOSFET is held on continuously, providing a direct connection from the input to the output (through the inductor), ensuring the lowest possible dropout voltage in battery powered applications.

Synchronous Rectification

REG1, REG2, and REG3 each feature integrated n-channel synchronous rectifiers, maximizing efficiency and minimizing the total solution size and cost by eliminating the need for external rectifiers.

Soft-Start

When enabled, each output voltages tracks an internal 400µs soft-start ramp, minimizing input current during startup and allowing each regulator to power up in a smooth, monotonic manner that is independent of output load conditions.

Compensation

Each buck regulator utilizes current-mode control and a proprietary internal compensation scheme to simultaneously simplify external component selection and optimize transient performance over its full operating range. No compensation design is required; simply follow a few simple guidelines described below when choosing external components.

Input Capacitor Selection

The input capacitor reduces peak currents and noise induced upon the voltage source. A 4.7µF ceramic capacitor is recommended for each regulator in most applications.

Output Capacitor Selection

For most applications, 22µF ceramic output capacitors are recommended for REG1, REG2 and REG3.

Despite the advantages of ceramic capacitors, care must be taken during the design process to ensure stable operation over the full operating voltage and temperature range. Ceramic capacitors are available in a variety of dielectrics, each of which exhibits different characteristics that can greatly affect performance over their temperature and voltage ranges.

Two of the most common dielectrics are Y5V and X5R. Whereas Y5V dielectrics are inexpensive and can provide high capacitance in small packages, their capacitance varies greatly over their voltage and temperature ranges and are not recommended for DC/DC applications. X5R and X7R dielectrics are more suitable for output capacitor applications, as their characteristics are more stable over their operating ranges, and are highly recommended.

Inductor Selection

REG1, REG2, and REG3 utilize current-mode control and a proprietary internal compensation scheme to simultaneously simplify external component selection and optimize transient performance over their full operating range. These devices were optimized for operation with 2.2µH inductors, although inductors in the 1.5µH to 3.3µH range can be used. Choose an inductor with a low DC-resistance, and avoid inductor saturation by choosing inductors with DC ratings that exceed the maximum output current by at least 30%.

Configuration Options

Output Voltage Programming

By default, each regulator powers up and regulates to its default output voltage. Output voltage is selectable by setting VSEL pin that when VSEL is low, output voltage is programmed by VSET1[ ] bits, and when VSEL is high, output voltage is programmed by VSET2[ ] bits. However, once the system is enabled, each regulator's output voltage may be independently programmed to a different value, typically in order to minimize the power consumption of the microprocessor during some operating modes. Program the output voltages via the I²C serial interface by writing to the regulator's VSET1[ ] register if VSEL is low or VSET2[ ] register if VSEL is high as shown in Table 7.

Enable / Disable Control

During normal operation, each buck may be enabled or disabled via the I²C interface by writing to that regulator's ON[ ] bit. The regulator accept rising or falling edge of ON[ ] bit as on/off signal. To enable the regulator, clear ON[ ] to 0 first then set to 1. To disable the regulator, set ON[ ] to 1 first then clear it to 0.