# **E**hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





## **and Stereo, Single-Supply<br>
<b>ANALOG** Stereo, Single-Supply<br>
18-Bit Integrated  $\Sigma \Delta$  DAC 18-Bit Integrated  $\Sigma\Delta$  DAC

## **AD1859**

#### **FEATURES**

**Complete, Low Cost Stereo DAC System in a Single Die Package**

**Variable Rate Oversampling Interpolation Filter Multibit ΣΔ Modulator with Triangular PDF Dither Discrete and Continuous Time Analog Reconstruction**

**Filters**

**Extremely Low Out-of-Band Energy**

**64 Step (1 dB/ Step) Analog Attenuator w ith M ute**

**Buffered Outputs w ith 2 k**V **Output Load Drive**

**Rejects Sample Clock Jitter**

**94 dB Dynamic Range, –88 dB THD+N Performance Option for Analog De-emphasis Processing w ith**

**External Passive Components**

6**0.1**8 **M aximum Phase Linearity Deviation**

**Continuously Variable Sample Rate Support**

**Digital Phase Locked Loop Based Asynchronous M aster Clock**

**On-Chip M aster Clock Oscillator, Only External Crystal Is Required**

**Pow er-Dow n M ode**

**Flexible Serial Data Port (I<sup>2</sup>S-Justified, Left-Justified, Right-Justified and DSP Serial Port M odes)**

**SPI\* Compatible Serial Control Port**

**Single +5 V Supply**

**28-Pin SOIC and SSOP Packages**

#### **APPLICATIONS**

**Digital Cable TV and Direct Broadcast Satellite Set-Top Decoder Boxes**

**Digital Video Disc, Video CD and CD-I Players**

**High Definition Televisions, Digital Audio Broadcast Receivers**

**CD, CD-R, DAT, DCC, ATAPI CD-ROM and M D Players Digital Audio Workstations, Computer M ultimedia Products**

#### **PROD UCT OVERVIEW**

The AD1859 is a complete 16-/18-bit single-chip stereo digital audio playback subsystem. It comprises a variable rate digital interpolation filter, a revolutionary multibit sigma-delta ( $\Sigma\Delta$ ) modulator with dither, a jitter-tolerant D AC, switched capacitor and continuous time analog filters, and analog output drive circuitry. Other features include an on-chip stereo attenuator and mute, programmed through an SPI-compatible serial control port.

The key differentiating feature of the AD1859 is its asynchronous master clock capability. Previous ∑∆ audio D ACs required a high frequency master clock at 256 or 384 times the intended audio sample rate. T he generation and management of this high frequency synchronous clock is burdensome to the board level designer. T he analog performance of conventional single bit ∑∆ D ACs is also dependent on the spectral purity of the sample and master clocks. T he AD 1859 has a digital Phase Locked Loop (PLL) which allows the master clock to be asynchronous, and which also strongly rejects jitter on the sample clock (left/right clock). T he digital PLL allows the AD 1859 to be clocked with a single frequency (27 MHz for example) while the sample frequency (as determined from the left/right clock) can vary over a wide range. T he digital PLL will lock to the new sample rate in approximately 100 ms. Jitter components 15 Hz above and below the sample frequency are rejected by 6 dB per octave. T his level of jitter rejection is unprecedented in audio D ACs.

The AD1859 supports continuously variable sample rates with essentially linear phase response, and with an option for external analog de-emphasis processing. T he clock circuit includes an on-chip oscillator, so that the user need only provide an external crystal. T he oscillator may be overdriven, if desired, with an external clock source.

(*continued on page 7*)



#### **FUNCTIONAL BLOCK D IAGRAM**

**\*** SPI is a registered trademark of M otorola, Inc.

#### REV. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

© Analog Devices, Inc., 1996

**One Technology Way, P.O. Box 9106, Norwood. MA 02062-9106, U.S.A. Tel: 617/ 329-4700 Fax: 617/ 326-8703**

## **AD1859–SPECIFICATIONS**

#### **TEST COND ITIONS UNLESS OTHERWISE NOTED**



**NOTES** 

I<sup>2</sup>S-Justified Mode (Ref. Figure 3).

Device Under Test (DUT) is bypassed, decoupled and dc-coupled as shown in Figure 17 (no de-emphasis circuit).

Performance of the right and left channels are identical (exclusive of "Interchannel Gain Mismatch" and "Interchannel Phase Deviation" specifications).

Attenuation setting is 0 dB.

Values in bold typeface are tested; all others are guaranteed, not tested.

#### **ANALOG PERFORMANCE**



#### **D IGITAL INPUTS**





### **DIGITAL TIMING** (Guaranteed over  $-40^{\circ}\text{C}$  to  $+105^{\circ}\text{C}$ ,  $AV_{DD} = DV_{DD} = +5.0 \text{ V} \pm 10\%$ )

#### **POWER**



#### **TEMPERATURE RANGE**



#### **PACKAGE CHARACTERISTICS**



#### **ABSOLUTE MAXIMUM RATINGS\***



\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. T his is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **D IGITAL FILTER CHARACTERISTICS**



#### **ANALOG FILTER CHARACTERISTICS**



**NOTE** 

<sup>1</sup>Stopband nominally repeats itself at multiples of 128  $\times$  F<sub>S</sub>, where F<sub>S</sub> is the input word rate. Thus the digital filter will attenuate to 62 dB across the frequency spectrum except for a range  $\pm 0.55 \times F_s$  wide at multiples of  $128 \times F_s$ .

#### **ORDERING GUIDE**



#### **PIN CONNECTIONS**



#### **CAUTION**

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD 1859 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. T herefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



### **D EFINITIONS**

#### **D ynam ic Range**

The ratio of a full-scale output signal to the integrated output noise in the passband (0 to 20 kH z), expressed in decibels (dB). D ynamic range is measured with a –60 dB input signal and is equal to  $(S/[THD+N]) + 60$  dB. Note that spurious harmonics are below the noise with a –60 dB input, so the noise level establishes the dynamic range. T his measurement technique is consistent with the recommendations of the Audio Engineering Society (AES17-1991) and the Electronics Industries Association of Japan (EIAJ CP-307).

#### **Total Harm onic D istortion + Noise (THD +N)**

The ratio of the root-mean-square (rms) value of a full-scale fundamental input signal to the rms sum of all other spectral components in the passband, expressed in decibels (dB) and percentage.

#### **Passband**

The region of the frequency spectrum unaffected by the attenuation of the digital interpolation filter.

#### **Passband Ripple**

The peak-to-peak variation in amplitude response from equalamplitude input signal frequencies within the passband, expressed in decibels.

#### **Stopband**

The region of the frequency spectrum attenuated by the digital interpolation filter to the degree specified by "stopband attenuation."

#### **Gain Error**

With a near full-scale input, the ratio of actual output to expected output, expressed as a percentage.

#### **Interchannel Gain Mism atch**

With identical near full-scale inputs, the ratio of outputs of the two stereo channels, expressed in decibels.

#### **Gain D rift**

Change in response to a near full-scale input with a change in temperature, expressed as parts-per-million (ppm) per °C.

#### **Crosstalk (EIAJ m ethod)**

Ratio of response on one channel with a zero input to a full-scale 1 kHz sine-wave input on the other channel, expressed in decibels.

#### **Interchannel Phase D eviation**

Difference in output sampling times between stereo channels, expressed as a phase difference in degrees between 1 kHz inputs.

#### **P ower Supply Rejection**

With zero input, signal present at the output when a 300 mV p-p signal is applied to power supply pins, expressed in decibels of full scale.

#### **Group D elay**

Intuitively, the time interval required for an input pulse to appear at the converter's output, expressed in seconds (s). More precisely, the derivative of radian phase with respect to radian frequency at a given frequency.

#### **Group D elay Variation**

The difference in group delays at different input frequencies. Specified as the difference between the largest and the smallest group delays in the passband, expressed in microseconds  $(\mu s)$ .

#### **PIN D ESCRIPTIONS**

#### **D igital Audio Serial Input Interface**



#### **Serial Control Port Interface**



#### **Analog Signals**

#### **PIN DESCRIPTIONS**

#### **Control and Clock Signals**



#### **Power Supply Connections and Miscellaneous**



#### (*continued from page 1*)

The AD1859 has a simple but very flexible serial data input port that allows for glueless interconnection to a variety of ADCs, D SP chips, AES/EBU receivers and sample rate converters. The serial data input port can be configured in left-justified. I<sup>2</sup>S-justified, right-justified and DSP serial port compatible modes. T he AD 1859 accepts 16- or 18-bit serial audio data in M SB-first, twos-complement format. A power-down mode is offered to minimize power consumption when the device is inactive. The AD 1859 operates from a single  $+5$  V power supply. It is fabricated on a single monolithic integrated circuit using a 0.6 µM CMOS double polysilicon, double metal process, and is housed in 28-pin SOIC and SSOP packages for operation over the temperature range  $-40^{\circ}\text{C}$  to  $+105^{\circ}\text{C}$ .

#### **THEORY OF OPERATION**

T he AD 1859 offers the advantages of sigma-delta conversion architectures (no component trims, low cost CM OS process technology, superb low level linearity performance) with the advantages of conventional multibit R-2R resistive ladder audio DACs (no requirement for any high frequency synchronous master clocks [e.g., 256 or 384  $\times$  F<sub>s</sub>] continuously variable sample rate support, jitter tolerance, low output noise, etc.).

The use of a multibit sigma-delta modulator means that the AD 1859 generates dramatically lower amounts of out-of-band noise energy, which greatly reduces the requirement on post DAC filtering. The required post-filtering is integrated on the AD 1859. T he AD 1859's multibit sigma-delta modulator is also highly immune to digital substrate noise.

The digital phase locked loop feature gives the AD 1859 an unprecedented jitter rejection feature. T he bandwidth of the first order loop filter is 15 H z; jitter components on the input left/right clock are attenuated by 6 dB per octave above and below 15 Hz. Jitter on the crystal time base or MCLK input is rejected as well (by virtue of the on-chip switched capacitor filter), but this clock should be low jitter because it is used by the D AC to convert the audio from the discrete time (sampled) domain to the continuous time (analog) domain. T he AD 1859 includes an on-chip oscillator, so that the user need only provide an inexpensive quartz crystal or ceramic resonator as an external time base.

#### **Serial Audio D ata Interface**

The serial audio data interface uses the bit clock (BCLK) simply to clock the data into the AD 1859. The bit clock may, therefore, be asynchronous to the  $L/\overline{R}$  clock. The left/right clock  $(L\overline{R}CLK)$  is both a framing signal, and the sample frequency input to the digital phase locked loop. The left/ $\overline{\text{right}}$  clock (LRCLK) is the signal that the AD 1859 actually uses to determine the input sample rate, and it is the jitter on LRCLK that is rejected by the digital phase locked loop. T he SD AT A input carries the serial stereo digital audio in M SB first, twos-complement format.

#### **D igital Interpolation Filter**

The purpose of the interpolator is to "oversample" the input data, i.e., to increase the sample rate so that the attenuation requirements on the analog reconstruction filter are relaxed. T he AD 1859 interpolator increases the input data sample rate by a variable factor depending on the sample frequency of the incoming digital audio. T he interpolation is performed using a multistage FIR digital filter structure. T he first stage is a droop equalizer; the second and third stages are half-band filters; and

the fourth stage is a second-order comb filter. T he FIR filter implementation is multiplier-free, i.e., the multiplies are performed using shift-and-add operations.

#### **Multibit Sigm a- D elta Modulator**

The AD1859 employs a four-bit sigma-delta modulator. Whereas a traditional single bit sigma-delta modulator has two levels of quantization, the AD1859's has 17 levels of quantization. T raditional single bit sigma-delta modulators sample the input signal at 64 times the input sample rate; the AD 1859 samples the input signal at nominally 128 times the input sample rate. T he additional quantization levels combined with the higher oversampling ratio means that the AD 1859 D AC output spectrum contains dramatically lower levels of out-of-band noise energy, which is a major stumbling block with more traditional single bit sigmadelta architectures. T his means that the post-D AC analog reconstruction filter has reduced transition band steepness and attenuation requirements, which equates directly to lower phase distortion. Since the analog filtering generally establishes the noise and distortion characteristic of the D AC, the reduced requirements translate into better audio performance.

M ultibit sigma-delta modulators bring an additional benefit: they are essentially free of stability (and therefore potential loop oscillation) problems. T hey are able to use a wider range of the voltage reference, which can increase the overall dynamic range of the converter.

The conventional problem which limits the performance of multibit sigma delta converters is the nonlinearity of the passive circuit elements used to sum the quantization levels. Analog Devices has developed (and been granted patents on) a revolutionary architecture which overcomes the component linearity problem that otherwise limits the performance of multibit sigma delta audio converters. T his new architecture provides the AD 1859 with the same excellent differential nonlinearity and linearity drift (over temperature and time) specifications as single bit sigma-delta D ACs.

The AD1859's multibit modulator has another important advantage; it has a high immunity to substrate digital noise. Substrate noise can be a significant problem in mixed-signal designs, where it can produce intermodulation products that fold down into the audio band. The AD 1859 is approximately eight times less sensitive to digital substrate noise (voltage reference noise injection) than equivalent single bit sigma-delta modulator based D ACs.

#### **D ither Generator**

The AD1859 includes an on-chip dither generator, which is intended to further reduce the quantization noise introduced by the multibit DAC. The dither has a triangular Probability Distribution Function (PDF) characteristic, which is generally considered to create the most favorable noise shaping of the residual quantization noise. T he AD 1859 is among the first low cost, IC audio D ACs to include dithering.

#### **Analog Filtering**

The AD1859 includes a second-order switched capacitor discrete time low-pass filter followed by a first-order analog continuous time low-pass filter. T hese filters eliminate the need for any additional off-chip external reconstruction filtering. T his on-chip switched capacitor analog filtering is essential to reduce the deleterious effects of any remaining master clock jitter.

#### **Option for Analog De-emphasis Processing**

The AD1859 includes three pins for implementing an external analog 50/15 µs (or possibly the CCITT J. 17) de-emphasis frequency response characteristic. A control pin DEEMP (Pin 2) enables de-emphasis when it is asserted HI. Two analog outputs, EM PL (Pin 3) and EM PR (Pin 26) are used to switch the required analog components into the output stage of the AD1859. An analog implementation of de-emphasis is superior to a digital implementation in several ways. It is generally lower noise, since digital de-emphasis is usually created using recursive IIR filters, which inject limit cycle noise. Also the digital de-emphasis is being applied in front of the primary analog noise generation source, the DAC modulator, and its high frequency noise contributions are not attenuated. An analog de-emphasis circuit is downstream from the relatively "noisy" D AC modulator and thus provides a more effective noise reduction role (which was the original intent of the emphasis/de-emphasis scheme). A final key advantage of analog de-emphasis is that it is sample rate invariant, so that users can fully exploit the sample rate range of the AD1859 and simultaneously use de-emphasis. Digital implementations generally only support fixed, standard sample rates.

#### **D igital Phase Locked Loop**

The digital PLL is adaptive, and locks to the applied sample rate (on the LRCLK Pin 13) in 100 ms to 200 ms. The digital PLL is initially in "fast" mode, with a wide lock capture bandwidth.

## **OPERATING FEATURES**

#### **Serial D ata Input Port**

The AD1859 uses the frequency of the left/right input clock to determine the input sample rate.  $L\overline{R}CLK$  must run continuously and transition twice per stereo sample period (except in the left-justified D SP serial port style mode, when it transitions four times per stereo sample period). T he bit clock (BCLK) is edge sensitive and may be used in a gated or burst mode (i.e., a stream of pulses during data transmission followed by periods of inactivity). T he bit clock is only used to write the audio data into the serial input port. It is important that the left/right clock is "clean" with monotonic rising and falling edge transitions and no excessive overshoot or undershoot which could cause false clock triggering of the AD 1859.

The AD1859's flexible serial data input port accepts data in twos-complement, M SB-first format. T he left channel data field always precedes the right channel data field. T he input data consists of either 16 or 18 bits, as established by the 18/16 input control (Pin 8). All digital inputs are specified to  $TTL$ logic levels. The input data port is configured by control pins.

The phase detector automatically switches the loop filter into "slow" mode as phase lock is gradually obtained. The loop bandwidth is 15 Hz in slow mode. Since the loop filter is first order, the digital PLL will reject jitter on the left/right clock above 15 Hz, with an attenuation of 6 dB per octave. The jitter rejection frequency response is shown in Figure 1.



Figure 1. Digital PLL Jitter Rejection

#### **Serial Input Port Modes**

The AD1859 uses two multiplexed input pins to control the mode configuration of the input data port. IDPM0 and IDPM1 program the input data port mode as follows:



Figure 2 shows the right-justified mode. LRCLK is HI for the left channel, and LO for the right channel. D ata is valid on the rising edge of BCLK. The MSB is delayed 14-bit clock periods (in 18-bit input mode) or 16-bit clock periods (in 16-bit input mode) from an  $L\overline{RCLK}$  transition, so that when there are 64 BCLK periods per  $L\overline{R}CLK$  period, the LSB of the data will be right-justified to the next LRCLK transition.



Figure 2. Right-Justified Mode

Figure 3 shows the  $I^2S$ -justified mode. LRCLK is LO for the left channel, and HI for the right channel. Data is valid on the rising edge of BCLK. T he MSB is left-justified to an LRCLK transition but with a single BCLK period delay. The I<sup>2</sup>S-justified mode can be used in either the 16-bit or the 18-bit input mode.

Figure 4 shows the left-justified mode. LRCLK is HI for the left channel, and LO for the right channel. D ata is valid on the rising edge of BCLK. The MSB is left-justified to an LRCLK transition, with no M SB delay. T he left-justified mode can be used in either the 16-bit or the 18-bit input mode.

Figure 5 shows the left-justified D SP serial port style mode. LRCLK must pulse HI for at least one bit clock period before the MSB of the left channel is valid, and LRCLK must pulse HI again for at least one bit clock period before the MSB of the right channel is valid. D ata is valid on the falling edge of BCLK. The left-justified DSP serial port style mode can be used in either the 16-bit or the 18-bit input mode. Note that in this mode, it is the responsibility of the D SP to ensure that the left data is transmitted with the first LRCLK pulse, and that the right data is transmitted with the second LRCLK pulse, and that synchronism is maintained from that point forward.

Note that in 16-bit input mode, the AD1859 is capable of a 32  $\times$  F<sub>S</sub> BCLK frequency "packed mode" where the MSB is leftjustified to an  $L\overline{R}CLK$  transition, and the LSB is right-justified to an  $L\overline{R}CLK$  transition.  $L\overline{R}CLK$  is HI for the left channel, and LO for the right channel. D ata is valid on the rising edge of BCLK. Packed mode can be used when the AD 1859 is programmed in either right-justified or left-justified mode. Packed mode is shown in Figure 6.

#### **Serial Control Port**

The AD1859 serial control port is SPI compatible. SPI (Serial Peripheral Interface) is a serial port protocol popularized by M otorola's family of microcomputer and microcontroller products. The write-only serial control port gives the user access to channel specific mute and attenuation. T he AD 1859 serial control port consists of three signals, control clock CCLK (Pin 19), control data CD AT A (Pin 20), and control latch CLAT CH (Pin 21). T he control data input (CD AT A) must be valid on the control clock (CCLK) rising edge, and the control clock (CCLK) must only make a LO to HI transition when there is valid data. T he control latch (CLAT CH ) must make a LO to HI transition after the LSB has been clocked into the AD 1859, while the control clock (CCLK) is inactive. T he timing relation between these signals is shown in Figure 7.



Figure 3. PS-Justified Mode



Figure 4. Left-Justified Mode



Figure 5. Left-Justified DSP Serial Port Style Mode



Figure 6. 32  $\times$  F<sub>S</sub> Packed Mode



Figure 7. Serial Control Port Timing



Figure 8. Serial Control Bit Definitions

The serial control port is byte oriented. The data is MSB first, and is unsigned. T here is a control register for the left channel and a control register for the right channel, as distinguished by the MSB (DATA7). The bits are assigned as shown in Figure 8.

The left channel control register and the right channel control register have identical power up and reset default settings. DAT A6, the Mute control bit, reset default state is LO, which is the normal (nonmuted) setting. DAT A5:0, the Atten5 through Atten0 control bits, have a reset default value of 00 0000, which is an attenuation of 0.0 dB (i.e., full scale, no attenuation). T he intent with these reset defaults is to enable AD 1859 applications without requiring the use of the serial control port. For those users that do not use the serial control port, it is still possible to mute the AD1859 output by using the external MUTE (Pin 7) signal. It is recommended that the output be muted for approximately 1000 input sample periods during power-up or following any radical sample rate change  $(5\%)$  to allow the digital phase locked loop to settle.

N ote that the serial control port timing is asynchronous to the serial data input port timing. Changes made to the attenuator level will be updated on the next edge of the  $L\overline{RCLK}$  after the CLAT CH write pulse. T he AD 1859 has been designed to resolve the potential for metastability between the  $L\overline{R}CLK$  edge and the CLATCH write pulse rising edge. The attenuator setting is guaranteed to be valid even if the LRCLK edge and the CLAT CH rising edge occur essentially simultaneously.

#### **On- Chip Oscillator and Master Clock**

The asynchronous master clock of the AD1859 can be supplied by either an external clock source applied to XT ALI/MCLK or by connecting a crystal across the XT ALI/M CLK and XT ALO pins, and using the on-chip oscillator. If a crystal is used, it should be fundamental-mode and parallel-tuned. Figure 9 shows example connections.

The range of audio sample rates (as determined from the LRCLK input) supported by the AD 1859 is a function of the master clock rate (i.e., the crystal frequency or external clock source frequency) applied. T he highest sample rate supported can be computed as follows:

*Highest Sample Rate* = *M aster Clock Frequency* ÷ 512

The lowest sample rate supported can be computed as follows:

*Lowest Sample Rate = M aster Clock Frequency* ÷ 1024



Figure 9. Crystal and Oscillator Connections

Figure 10 illustrates these relations. As can be seen in Figure 10, a 27 MHz MCLK or crystal frequency supports audio sample rates from approximately 28 kHz to 52 kHz.





#### **Mute and Attenuation**

The AD1859 offers two methods of muting the analog output. By asserting the MUTE (Pin 7) signal HI, both the left channel and the right channel are muted. As an alternative, the user can assert the mute bit in the serial control registers HI for individual mute of either the left channel or the right channel. T he

AD 1859 has been designed to minimize pops and clicks when muting and unmuting the device. T he AD 1859 includes a zero crossing detector which attempts to implement attenuation changes on waveform zero crossings only. If a zero crossing is not found within 1024 input sample periods (approximately 23 ms at 44.1 kHz), the attenuation change is made regardless.

#### **Output D rive, Buffering and Loading**

The AD 1859 analog output stage is able to drive a 2 k $\Omega$  load. If lower impedance loads must be driven, an external buffer stage such as the Analog Devices SSM2142 should be used. The analog output is generally ac coupled with a 10 µF capacitor, even if the optional de-emphasis circuit is not used, as shown in Figure 17. It is possible to dc couple the AD 1859 output into an op amp stage using the CM OUT signal as a bias point.

#### **On- Chip Voltage Reference**

The AD1859 includes an on-chip voltage reference that establishes the output voltage range. T he nominal value of this reference is  $+2.25$  V which corresponds to a line output voltage swing of 3 V p-p. T he line output signal is centered around a voltage established by the CMOUT (common mode) output (Pin 1). T he reference must be bypassed both on the FILT input (Pin 28) with 10 µF and 0.1 µF capacitors, and on the CM OUT output (Pin 1) with a 10  $\mu$ F and 0.1  $\mu$ F capacitors, as shown in Figures 17 and 18. The FILT pin must use the FGND ground, and the CMOUT pin must use the AGND ground. T he on-chip voltage reference may be overdriven with an external reference source by applying this voltage to the FILT pin. CMOUT and FILT must still be bypassed as shown in Figures 17 and 18. An external reference can be useful to calibrate multiple AD 1859 D ACs to the same gain. Reference bypass capacitors larger than those suggested can be used to improve the signal-to-noise performance of the AD 1859.

#### **Power D own and Reset**

The  $\overline{PD/RST}$  input (Pin 11) is used to control the power consumed by the AD 1859. When  $\overline{PD/RST}$  is held LO, the AD 1859 is placed in a low dissipation power-down state. When PD/RST is brought HI, the AD1859 becomes ready for normal operation. The master clock (XTALI/MCLK, Pin 16) must be running for a successful reset or power-down operation to occur. T he PD/RST signal must be LO for a minimum of four master clock periods (approximately 150 ns with a  $27$  MHz XT ALI/MCLK frequency).

When the  $\overline{PD/RST}$  input (Pin 11) is asserted brought HI, the AD 1859 is reset. All registers in the AD 1859 digital engine (serial data port, interpolation filter and modulator) are zeroed, and the amplifiers in the analog section are shorted during the reset operation. T he two registers in the serial control port are initialized to their default values. T he user should wait 100 ms after bringing  $\overline{PD/RST}$  HI before using the serial data input port and the serial control input port in order for the digital phase locked loop to re-acquire lock. T he AD 1859 has been designed to minimize pops and clicks when entering and exiting the powerdown state.

#### **Control Signals**

The IDPM0, IDPM1,  $18/\overline{16}$ , and DEEMP control inputs are normally connected HI or LO to establish the operating state of the AD 1859. T hey can be changed dynamically (and asynchronously to the  $L\overline{RCLK}$  and the master clock) as long as they are stable before the first serial data input bit (i.e., the MSB) is presented to the AD 1859.

#### **APPLICATIONS ISSUES**

#### **Interface to MPEG Audio Decoders**

Figure 11 shows the suggested interface to the Analog Devices AD SP-21xx family of DSP chips, for which several MPEG audio decode algorithms are available. T he AD SP-21xx supports 16 bits of data using a left-justified D SP serial port style format.



#### Figure 11. Interface to ADSP-21xx

Figure 12 shows the suggested interface to the Texas Instruments TMS320AV110 MPEG audio decoder IC. The T M S320AV110 supports 18 bits of data using a right-justified output format.



Figure 12. Interface to TMS320AV110

Figure 13 shows the suggested interface to the LSI Logic L64111 MPEG audio decoder IC. T he L64111 supports 16 bits of data using a left-justified output format.



#### Figure 13. Interface to L64111

Figure 14 shows the suggested interface to the Philips SAA2500 M PEG audio decoder IC. T he SAA2500 supports 18 bits of data using an  $I^2S$  compatible output format.



Figure 14. Interface to SAA2500

Figure 15 shows the suggested interface to the Zoran ZR38000 DSP chip, which can act as an MPEG audio or AC-3 audio decoder. The ZR38000 supports 16 bits of data using a leftjustified output format.



#### Figure 15. Interface to ZR38000

Figure 16 shows the suggested interface to the C-Cube Microsystems CL480 MPEG system decoder IC. The CL480 supports 16 bits of data using a right-justified output format.



Figure 16. Interface to CL480

#### **Layout and D ecoupling Considerations**

The recommended decoupling, bypass circuits for the AD 1859 are shown in Figure 17. Figure 17 illustrates a connection diagram for systems which do not require de-emphasis support. The recommended circuit connection for system including deemphasis is shown in Figure 18.



Figure 17. Recommended Circuit Connection (Without De-emphasis)



Figure 18. Recommended Circuit Connection (With De-emphasis)

#### **PCB and Ground Plane Recom m endations**

The AD1859 ideally should be located above a split ground plane, with the digital pins over the digital ground plane, and the analog pins over the analog ground plane. The split should occur between Pins 6 and 7 and between Pins 22 and 23 as shown in Figure 19. T he ground planes should be tied together at one spot underneath the center of the package with an approximately 3 mm trace. T his ground plane strategy minimizes RF transmission and reception as well as maximizes the AD1859's analog audio performance.



Figure 19. Recommended Ground Plane

#### **TIMING D IAGRAMS**

The serial data port timing is shown in Figures 20 and 21. The minimum bit clock HI pulse width is  $t_{DBH}$ , and the minimum bit clock LO pulse width is  $t_{\text{DBL}}$ . The minimum bit clock period is  $t_{\text{DBP}}$ . The left/right clock minimum setup time is  $t_{\text{DLS}}$ , and the left/right clock minimum hold time is  $t_{\text{DLH}}$ . The serial data minimum setup time is  $t_{\text{DDS}}$ , and the minimum serial data hold time is  $t_{\text{DDH}}$ .



Figure 20. Serial Data Port Timing



#### Figure 21. Serial Data Input Port Timing DSP Serial Port Style

The serial control port timing is shown in Figure 22. The minimum control clock HI pulse width is  $t_{CCH}$ , and the minimum control clock LO pulse width is  $t_{\text{CCL}}$ . The minimum control clock period is  $t_{CCP}$ . The control data minimum setup time is  $t_{CSU}$ , and the minimum control data hold time is  $t_{CHD}$ . The minimum control latch delay is  $t_{CLD}$ , the minimum control latch LO pulse width is  $t_{CLL}$ , and the minimum control latch HI pulse width is  $t_{CLH}$ .



#### Figure 22. Serial Control Port Timing

The master clock (or crystal input) and power down/reset timing is shown in Figure 23. The minimum MCLK period is  $t_{MCP}$ , which determines the maximum MCLK frequency at  $F_{MC}$ . The minimum MCLK HI and LO pulse widths are  $t_{MCH}$  and  $t_{MCL}$ , respectively. The minimum reset LO pulse width is  $t_{\text{PDRP}}$  (four XT ALI/M CLK periods) to accomplish a successful AD 1859 reset operation.



Figure 23. MCLK and Power Down/Reset Timing

#### **TYPICAL PERFORMANCE**

Figures 24 through 27 illustrate the typical analog performance of the AD 1859 as measured by an Audio Precision System One. Signal-to-Noise (dynamic range) and THD+N performance is shown under a range of conditions. N ote that there is a small variance between the AD 1859 analog performance specifications and some of the performance plots. T his is because the Audio Precision System One measures THD and noise over a



Figure 24. 1 kHz Tone at –0.5 dBFS (16K-Point FFT)



Figure 25. 1 kHz Tone at –10 dBFS (16K-Point FFT)



Figure 26. THD+N vs. Frequency at –0.5 dBFS

20 Hz to 24 kHz bandwidth, while the analog performance is specified over a 20 Hz to 20 kHz bandwidth (i.e., the AD1859 performs slightly better than the plots indicate). Figure 28 shows the power supply rejection performance of the AD1859. The channel separation performance of the AD 1859 is shown in Figure 29. T he AD 1859's low level linearity is shown in Figure 30. T he digital filter transfer function is shown in Figure 31.



Figure 27. THD+N vs. Amplitude at 1 kHz

![](_page_14_Figure_12.jpeg)

Figure 28. Power Supply Rejection to 300 mV p-p on  $AV_{DD}$ 

![](_page_14_Figure_14.jpeg)

Figure 29. Channel Separation vs. Frequency at –0.5 dBFS

![](_page_15_Figure_1.jpeg)

Figure 30. 1 kHz Tone at –90 dBFS (16K-Point FFT) Including Time Domain Plot Bandlimited to 22 kHz

#### **Application Circuits**

Figure 32 illustrates a 600 ohm line driver using the Analog Devices SSM 2017 and SSM 2142 components. Figure 33 illustrates a "Numerically Controlled Oscillator" (NCO) that can be implemented in programmable logic or a system ASIC to provide the synchronous bit and left/right clocks from 27 MHz for MPEG audio decoders. Note that the bit clock and left/right clock outputs are highly jittered, but this jitter should be

![](_page_15_Figure_5.jpeg)

Figure 31. Digital Filter Signal Transfer Function to  $3.5\times F_{\rm S}$ 

perfectly acceptable. M PEG audio decoders are insensitive to this clock jitter (using these signals to clock audio data from their output serial port, and perhaps to decrement their audio/video synchronization timer), while the AD1859 will reject the left/right clock jitter by virtue of its on-chip digital phase locked loop. Contact Analog Devices Computer Products Division Customer Support at (617) 461-3881 or cpd\_support@analog.com for more information on this NCO circuit.

![](_page_15_Figure_8.jpeg)

Figure 32. 600 Ohm Balanced Line Driver

![](_page_16_Figure_1.jpeg)

Figure 33. Numerically Controlled Oscillator Circuit

#### **OUTLINE D IMENSIONS**

Dimensions shown in inches and (mm).

**28- Lead Wide- Body SO (R- 28)**

![](_page_16_Figure_6.jpeg)

![](_page_16_Figure_7.jpeg)

![](_page_16_Figure_8.jpeg)