## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

## Data Sheet

## FEATURES

## $10 \mathrm{k} \Omega$ and $100 \mathrm{k} \Omega$ resistance options

Resistor tolerance: $\pm 8 \%$ maximum
Wiper current: $\pm 6 \mathrm{~mA}$
Low temperature coefficient: 35 ppm/ ${ }^{\circ} \mathrm{C}$
Wide bandwidth: 3 MHz
Fast start-up time $<75 \mu \mathrm{~s}$
Linear gain setting mode
Single- and dual-supply operation
Independent logic supply: 1.8 V to 5.5 V
Wide operating temperature: $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$3 \mathrm{~mm} \times 3 \mathrm{~mm}$ package option
Qualified for automotive applications

## APPLICATIONS

## Portable electronics level adjustment

LCD panel brightness and contrast controls
Programmable filters, delays, and time constants
Programmable power supplies
GENERAL DESCRIPTION
The AD5122/AD5142 potentiometers provide a nonvolatile solution for 128-/256-position adjustment applications, offering guaranteed low resistor tolerance errors of $\pm 8 \%$ and up to $\pm 6 \mathrm{~mA}$ current density in the $\mathrm{Ax}, \mathrm{Bx}$, and Wx pins.
The low resistor tolerance and low nominal temperature coefficient simplify open-loop applications as well as applications requiring tolerance matching.

The linear gain setting mode allows independent programming of the resistance between the digital potentiometer terminals through the $\mathrm{R}_{\text {Aw }}$ and $\mathrm{R}_{\text {wB }}$ string resistors, allowing accurate resistor matching.
The high bandwidth and low total harmonic distortion (THD) ensure optimal performance for ac signals, making these devices suitable for filter design.

The low wiper resistance of only $40 \Omega$ at the ends of the resistor array allows pin to pin connection.
The wiper values can be set through an SPI-compatible digital interface that also reads back the wiper register and EEPROM contents.


Figure 1.

The AD5122/AD5142 is available in a compact, 16 -lead, $3 \mathrm{~mm} \times$ 3 mm LFCSP and a 16-lead TSSOP. The devices are guaranteed to operate over the extended industrial temperature range of $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.

Table 1. Family Models

| Model | Channel | Position | Interface | Package |
| :--- | :--- | :--- | :--- | :--- |
| AD5123 $^{1}$ | Quad | 128 | $I^{2} \mathrm{C}$ | LFCSP |
| AD5124 | Quad | 128 | SPI $/ I^{2} \mathrm{C}$ | LFCSP |
| AD5124 $^{2}$ | Quad | 128 | SPI | TSSOP |
| AD5143 $^{1}$ | Quad | 256 | $I^{2} \mathrm{C}$ | LFCSP |
| AD5144 | Quad | 256 | SPI $/ I^{2} \mathrm{C}$ | LFCSP |
| AD5144 | Quad | 256 | SPI | TSSOP |
| AD5144A | Quad | 256 | $I^{2} \mathrm{C}$ | TSSOP |
| AD5122 | Dual | 128 | SPI | LFCSP/TSSOP |
| AD5122A | Dual | 128 | $I^{2} \mathrm{C}$ | LFCSP/TSSOP |
| AD5142 | Dual | 256 | SPI | LFCSP/TSSOP |
| AD5142A | Dual | 256 | $I^{2} \mathrm{C}$ | LFCSP/TSSOP |
| AD5121 | Single | 128 | SPI $/ /^{2} \mathrm{C}$ | LFCSP |
| AD5141 | Single | 256 | SPI/I C | LFCSP |

[^0]
## AD5122/AD5142

## TABLE OF CONTENTS

Features ..... 1
Applications .....
Functional Block Diagram .....  1
General Description .....  1
Revision History ..... 2
Specifications ..... 3
Electrical Characteristics-AD5122 ..... 3
Electrical Characteristics-AD5142 ..... 6
Interface Timing Specifications ..... 9
Shift Register and Timing Diagrams ..... 10
Absolute Maximum Ratings ..... 11
Thermal Resistance ..... 11
ESD Caution ..... 11
Pin Configurations and Function Descriptions ..... 12
Typical Performance Characteristics ..... 14
Test Circuits ..... 19
Theory of Operation ..... 20
REVISION HISTORY
6/2016-Rev. A to Rev. B
Changes to Features Section ..... 1
Changes to Logic Supply Current Parameter, Table 2 ..... 4
Changes to Logic Supply Current Parameter, Table 3 ..... 7
Changes to Figure 16 ..... 15
Added Figure 17; Renumbered Sequentially ..... 15
Changes to Figure 18 ..... 16
Change to Linear Gain Setting Mode Section ..... 23
Changes to RDAC Architecture Section ..... 27
Changes to Ordering Guide ..... 30
Added Automotive Products Section ..... 30
RDAC Register and EEPROM ..... 20
Input Shift Register ..... 20
SPI Serial Data Interface ..... 20
Advanced Control Modes ..... 23
EEPROM or RDAC Register Protection ..... 24
INDEP Pin ..... 24
RDAC Architecture ..... 27
Programming the Variable Resistor ..... 27
Programming the Potentiometer Divider ..... 28
Terminal Voltage Operating Range ..... 28
Power-Up Sequence ..... 28
Layout and Power Supply Biasing ..... 28
Outline Dimensions ..... 29
Ordering Guide ..... 30
Automotive Products ..... 30
2/2016—Rev. 0 to Rev. A
Changes to Features Section .....  1
Added Endnote, Table 2 .....  .5
Added Endnote, Table 3 .....  8
Added Endnote, Table 4 .....  9
Changes to Figure 3 Caption and Figure 4 Caption ..... 10
Changes to Table 6 ..... 11
Changes to Figure 6. ..... 12
10/2012-Revision 0: Initial Version

## SPECIFICATIONS

## ELECTRICAL CHARACTERISTICS—AD5122

$\mathrm{V}_{\mathrm{DD}}=2.3 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$; $\mathrm{V}_{\mathrm{DD}}=2.25 \mathrm{~V}$ to $2.75 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-2.25 \mathrm{~V}$ to -2.75 V ; $\mathrm{V}_{\text {LOGIC }}=1.8 \mathrm{~V}$ to $5.5 \mathrm{~V},-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+125^{\circ} \mathrm{C}$, unless otherwise noted.

Table 2.

| Parameter | Symbol | Test Conditions/Comments | Min | Typ ${ }^{1}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC CHARACTERISTICS—RHEOSTAT MODE (ALL RDACs) |  |  |  |  |  |  |
| Resolution | $N$ |  | 7 |  |  | Bits |
| Resistor Integral Nonlinearity ${ }^{2}$ | R-INL | $\mathrm{R}_{A B}=10 \mathrm{k} \Omega$ |  |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{DD}} \geq 2.7 \mathrm{~V}$ | -1 | $\pm 0.1$ | +1 | LSB |
|  |  | $\mathrm{V}_{\mathrm{DD}}<2.7 \mathrm{~V}$ | -2.5 | $\pm 1$ | +2.5 | LSB |
|  |  | $\mathrm{R}_{\text {AB }}=100 \mathrm{k} \Omega$ |  |  |  |  |
|  |  | $V_{D D} \geq 2.7 \mathrm{~V}$ | -0.5 | $\pm 0.1$ | +0.5 | LSB |
|  |  | $V_{D D}<2.7 \mathrm{~V}$ | -1 | $\pm 0.25$ | +1 | LSB |
| Resistor Differential Nonlinearity ${ }^{2}$ | R-DNL |  | -0.5 | $\pm 0.1$ | +0.5 | LSB |
| Nominal Resistor Tolerance | $\Delta \mathrm{R}_{\text {AB }} / \mathrm{R}_{\text {AB }}$ |  | -8 | $\pm 1$ | +8 |  |
| Resistance Temperature Coefficient ${ }^{3}$ | $\left(\Delta \mathrm{R}_{A B} / \mathrm{R}_{A B}\right) / \Delta \mathrm{T} \times 10^{6}$ | Code = full scale |  | 35 |  | ppm/ ${ }^{\circ} \mathrm{C}$ |
| Wiper Resistance ${ }^{3}$ | $\mathrm{R}_{\mathrm{w}}$ | Code $=$ zero scale |  |  |  |  |
|  |  | $\mathrm{R}_{A B}=10 \mathrm{k} \Omega$ |  | 55 | 125 | $\Omega$ |
|  |  | $\mathrm{R}_{\mathrm{AB}}=100 \mathrm{k} \Omega$ |  | 130 | 400 | $\Omega$ |
| Bottom Scale or Top Scale | $\mathrm{R}_{\text {BS }}$ or $\mathrm{R}_{\text {TS }}$ |  |  |  |  |  |
|  |  | $\mathrm{R}_{A B}=10 \mathrm{k} \Omega$ |  | 40 | 80 | $\Omega$ |
|  |  | $\mathrm{R}_{\text {AB }}=100 \mathrm{k} \Omega$ |  | 60 | 230 | $\Omega$ |
| Nominal Resistance Match | $\mathrm{R}_{\text {AB1 }} / \mathrm{R}_{\text {AB2 }}$ | Code $=0 \times F F$ | -1 | $\pm 0.2$ | +1 | \% |
| DC CHARACTERISTICS—POTENTIOMETER DIVIDER MODE (ALL RDACs) Integral Nonlinearity ${ }^{4}$ | INL |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  | $\mathrm{R}_{\text {AB }}=10 \mathrm{k} \Omega$ | -0.5 | $\pm 0.1$ | +0.5 | LSB |
|  |  | $\mathrm{R}_{\mathrm{AB}}=100 \mathrm{k} \Omega$ | -0.25 | $\pm 0.1$ | +0.25 | LSB |
| Differential Nonlinearity ${ }^{4}$ | DNL |  | -0.25 | $\pm 0.1$ | +0.25 | LSB |
| Full-Scale Error | V wfse |  |  |  |  |  |
|  |  | $\mathrm{R}_{\mathrm{AB}}=10 \mathrm{k} \Omega$ | -1.5 | -0.1 |  | LSB |
|  |  | $\mathrm{R}_{\mathrm{AB}}=100 \mathrm{k} \Omega$ | -0.5 | $\pm 0.1$ | +0.5 | LSB |
| Zero-Scale Error | $\mathrm{V}_{\text {WZSE }}$ |  |  |  |  |  |
|  |  | $\mathrm{R}_{\mathrm{AB}}=10 \mathrm{k} \Omega$ |  | 1 | 1.5 | LSB |
|  |  | $\mathrm{R}_{\text {AB }}=100 \mathrm{k} \Omega$ |  | 0.25 | 0.5 | LSB |
| Voltage Divider Temperature Coefficient ${ }^{3}$ | $\left(\Delta V_{\mathrm{w}} / \mathrm{V}_{\mathrm{w}}\right) / \Delta \mathrm{T} \times 10^{6}$ | Code $=$ half scale |  | $\pm 5$ |  | ppm/ ${ }^{\circ} \mathrm{C}$ |



AD5122/AD5142

| Parameter | Symbol | Test Conditions/Comments | Min | Typ ${ }^{1}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DYNAMIC CHARACTERISTICS ${ }^{9}$ |  |  |  |  |  |  |
| Bandwidth | BW | -3 dB |  |  |  |  |
|  |  | $\mathrm{R}_{A B}=10 \mathrm{k} \Omega$ |  | 3 |  | MHz |
|  |  | $\mathrm{R}_{\text {AB }}=100 \mathrm{k} \Omega$ |  | 0.43 |  | MHz |
| Total Harmonic Distortion | THD | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}} / \mathrm{V}_{\mathrm{SS}}= \pm 2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{A}}=1 \mathrm{Vrms}, \\ & \mathrm{~V}_{\mathrm{B}}=0 \mathrm{~V}, \mathrm{f}=1 \mathrm{kHz} \end{aligned}$ |  |  |  |  |
|  |  | $\mathrm{R}_{\mathrm{AB}}=10 \mathrm{k} \Omega$ |  | -80 |  | dB |
|  |  | $\mathrm{R}_{\text {AB }}=100 \mathrm{k} \Omega$ |  | -90 |  | dB |
| Resistor Noise Density | en_wb | $\begin{aligned} & \text { Code }=\text { half scale, } \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \\ & \mathrm{f}=10 \mathrm{kHz} \end{aligned}$ |  |  |  |  |
|  |  | $\mathrm{R}_{\text {AB }}=10 \mathrm{k} \Omega$ |  | 7 |  | $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ |
|  |  | $\mathrm{R}_{\text {AB }}=100 \mathrm{k} \Omega$ |  | 20 |  | $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ |
| Vw Settling Time | $\mathrm{ts}_{5}$ | $\mathrm{V}_{\mathrm{A}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{B}}=0 \mathrm{~V}$, from zero scale to full scale, $\pm 0.5$ LSB error band |  |  |  |  |
|  |  | $\mathrm{R}_{\text {AB }}=10 \mathrm{k} \Omega$ |  | 2 |  | $\mu \mathrm{s}$ |
|  |  | $\mathrm{R}_{\text {AB }}=100 \mathrm{k} \Omega$ |  | 12 |  |  |
| Crosstalk ( $\mathrm{C}_{\mathrm{w}_{1} / \mathrm{C}_{\text {w }} \text { ) }}$ | $C_{T}$ | $\mathrm{R}_{A B}=10 \mathrm{k} \Omega$ |  | 10 |  | nV -sec |
|  |  | $\mathrm{R}_{\text {AB }}=100 \mathrm{k} \Omega$ |  | 25 |  | nV -sec |
| Analog Crosstalk | $\mathrm{C}_{\text {TA }}$ |  |  | -90 |  | dB |
| Endurance ${ }^{10}$ |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 100 | 1 |  | Mcycles |
|  |  |  |  |  |  | kcycles |
| Data Retention ${ }^{11,12}$ |  |  |  | 50 |  | Years |

${ }^{1}$ Typical values represent average readings at $25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{S S}=0 \mathrm{~V}$, and $\mathrm{V}_{\text {LOGIC }}=5 \mathrm{~V}$.
${ }^{2}$ Resistor integral nonlinearity ( $\mathrm{R}-\mathrm{INL}$ ) error is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper positions. R-DNL measures the relative step change from ideal between successive tap positions. The maximum wiper current is limited to $\left(0.7 \times V_{D D}\right) / R_{A B}$.
${ }^{3}$ Guaranteed by design and characterization, not subject to production test.
${ }^{4} I N L$ and DNL are measured at $V_{W B}$ with the RDAC configured as a potentiometer divider similar to a voltage output DAC. $V_{A}=V_{D D}$ and $V_{B}=0 \mathrm{~V}$. DNL specification limits of $\pm 1$ LSB maximum are guaranteed monotonic operating conditions.
${ }^{5}$ Resistor Terminal A, Resistor Terminal B, and Resistor Terminal W have no limitations on polarity with respect to each other. Dual-supply operation enables ground referenced bipolar signal adjustment.
${ }^{6}$ Different from operating current; supply current for EEPROM program lasts approximately 30 ms .
${ }^{7}$ Different from operating current; supply current for EEPROM read lasts approximately $20 \mu \mathrm{~s}$.
${ }^{8} \mathrm{P}_{\text {DISS }}$ is calculated from (IDD $\left.\times \mathrm{V}_{\text {DD }}\right)+$ (LIOGIC $\left.\times \mathrm{V}_{\text {LOGIC }}\right)$.
${ }^{9}$ All dynamic characteristics use $\mathrm{V}_{\mathrm{DD}} / \mathrm{V}_{S S}= \pm 2.5 \mathrm{~V}$, and $\mathrm{V}_{\text {LOGIC }}=2.5 \mathrm{~V}$.
${ }^{10}$ Endurance is qualified to 100,000 cycles per JEDEC Standard 22 , Method A117 and measured at $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.
${ }^{11}$ Retention lifetime equivalent at junction temperature $\left(T_{J}\right)=125^{\circ} \mathrm{C}$ per JEDEC Standard 22 , Method A 117 . Retention lifetime, based on an activation energy of 1 eV, derates with junction temperature in the Flash/EE memory.
${ }^{12} 50$ years applies to an endurance of 1 k cycles. An endurance of 100 k cycles has an equivalent retention lifetime of 5 years.

## AD5122/AD5142

## ELECTRICAL CHARACTERISTICS—AD5142

$\mathrm{V}_{\mathrm{DD}}=2.3 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD}}=2.25 \mathrm{~V}$ to 2.75 V , $\mathrm{V}_{\mathrm{SS}}=-2.25 \mathrm{~V}$ to $-2.75 \mathrm{~V} ; \mathrm{V}_{\text {Logic }}=1.8 \mathrm{~V}$ to $5.5 \mathrm{~V},-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+125^{\circ} \mathrm{C}$, unless otherwise noted.

Table 3.

| Parameter | Symbol | Test Conditions/Comments | Min | Typ ${ }^{1}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC CHARACTERISTICS—RHEOSTAT MODE (ALL RDACs) |  |  |  |  |  |  |
| Resolution | N |  | 8 |  |  | Bits |
| Resistor Integral Nonlinearity ${ }^{2}$ | R-INL | $\mathrm{R}_{\text {AB }}=10 \mathrm{k} \Omega$ |  |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{DD}} \geq 2.7 \mathrm{~V}$ | -2 | $\pm 0.2$ | +2 | LSB |
|  |  | $\mathrm{V}_{\mathrm{DD}}<2.7 \mathrm{~V}$ | -5 | $\pm 1.5$ | +5 | LSB |
|  |  | $\mathrm{R}_{\text {AB }}=100 \mathrm{k} \Omega$ |  |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{DD}} \geq 2.7 \mathrm{~V}$ | -1 | $\pm 0.1$ | +1 | LSB |
|  |  | $\mathrm{V}_{\mathrm{DD}}<2.7 \mathrm{~V}$ | -2 | $\pm 0.5$ | +2 | LSB |
| Resistor Differential Nonlinearity ${ }^{2}$ <br> Nominal Resistor Tolerance <br> Resistance Temperature Coefficient ${ }^{3}$ <br> Wiper Resistance ${ }^{3}$ | R-DNL |  | -0.5 | $\pm 0.2$ | +0.5 | LSB |
|  | $\Delta R_{A B} / R_{A B}$$\left(\Delta \mathrm{R}_{\mathrm{AB}} / \mathrm{R}_{A B}\right) / \Delta \mathrm{T} \times 10^{6}$ |  | -8 | $\pm 1$ | +8 | \% |
|  |  | Code $=$ full scale |  | 35 |  | ppm/ ${ }^{\circ} \mathrm{C}$ |
|  | Rw | Code $=$ zero scale |  |  |  |  |
|  |  | $\mathrm{R}_{\text {AB }}=10 \mathrm{k} \Omega$ |  | 55 | 125 | $\Omega$ |
|  |  | $\mathrm{R}_{\text {AB }}=100 \mathrm{k} \Omega$ |  | 130 | 400 | $\Omega$ |
| Bottom Scale or Top Scale | $\mathrm{R}_{B S}$ or $\mathrm{R}_{T S}$ |  |  |  |  |  |
|  |  | $\mathrm{R}_{\text {AB }}=10 \mathrm{k} \Omega$ |  | 40 | 80 | $\Omega$ |
|  |  | $\mathrm{R}_{\text {AB }}=100 \mathrm{k} \Omega$ |  | 60 | 230 | $\Omega$ |
| Nominal Resistance Match | $\mathrm{R}_{\text {AB1 }} / \mathrm{R}_{\text {AB2 }}$ | Code $=0 \times F F$ | -1 | $\pm 0.2$ | +1 | \% |
| DC CHARACTERISTICS—POTENTIOMETER DIVIDER MODE (ALL RDACs) Integral Nonlinearity ${ }^{4}$ | INL |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  | $\mathrm{R}_{\text {AB }}=10 \mathrm{k} \Omega$ | -1 | $\pm 0.2$ | +1 | LSB |
|  |  | $\mathrm{R}_{\text {AB }}=100 \mathrm{k} \Omega$ | -0.5 | $\pm 0.1$ | +0.5 | LSB |
| Differential Nonlinearity ${ }^{4}$ | DNL |  | -0.5 | $\pm 0.2$ | +0.5 | LSB |
| Full-Scale Error | $V_{\text {WFSE }}$ |  |  |  |  |  |
|  |  | $\mathrm{R}_{\text {AB }}=10 \mathrm{k} \Omega$ | -2.5 | -0.1 |  | LSB |
|  |  | $\mathrm{R}_{\text {AB }}=100 \mathrm{k} \Omega$ |  | $\pm 0.2$ | +1 | LSB |
| Zero-Scale Error | $\mathrm{V}_{\text {WZSE }}$ |  |  |  |  |  |
|  |  | $\mathrm{R}_{A B}=10 \mathrm{k} \Omega$ |  | 1.2 | 3 | LSB |
|  |  | $\mathrm{R}_{\text {AB }}=100 \mathrm{k} \Omega$ |  | 0.5 | 1 |  |
| Voltage Divider Temperature Coefficient ${ }^{3}$ | $\left(\Delta \mathrm{V}_{\mathrm{w}} / \mathrm{V}_{\mathrm{w}}\right) / \Delta \mathrm{T} \times 10^{6}$ | Code $=$ half scale |  | $\pm 5$ |  | ppm/ ${ }^{\circ} \mathrm{C}$ |



| Parameter | Symbol | Test Conditions/Comments | Min | Typ ${ }^{1}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DYNAMIC CHARACTERISTICS ${ }^{9}$ |  |  |  |  |  |  |
| Bandwidth | BW | -3 dB |  |  |  |  |
|  |  | $\mathrm{R}_{A B}=10 \mathrm{k} \Omega$ |  | 3 |  | MHz |
|  |  | $\mathrm{R}_{\text {AB }}=100 \mathrm{k} \Omega$ |  | 0.43 |  | MHz |
| Total Harmonic Distortion | THD | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}} / V_{\mathrm{SS}}= \pm 2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{A}}=1 \mathrm{Vrms}, \\ & \mathrm{~V}_{\mathrm{B}}=0 \mathrm{~V}, \mathrm{f}=1 \mathrm{kHz} \end{aligned}$ |  |  |  |  |
|  |  | $\mathrm{R}_{A B}=10 \mathrm{k} \Omega$ |  | -80 |  | dB |
|  |  | $\mathrm{R}_{\text {AB }}=100 \mathrm{k} \Omega$ |  | -90 |  | dB |
| Resistor Noise Density | $\mathrm{e}_{\text {N_wb }}$ | $\begin{aligned} & \text { Code }=\text { half scale, } \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \\ & \mathrm{f}=10 \mathrm{kHz} \end{aligned}$ |  |  |  |  |
|  |  | $\mathrm{R}_{\mathrm{AB}}=10 \mathrm{k} \Omega$ |  | 7 |  | $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ |
|  |  | $\mathrm{R}_{A B}=100 \mathrm{k} \Omega$ |  | 20 |  | $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ |
| Vw Settling Time | $\mathrm{ts}_{5}$ | $\mathrm{V}_{\mathrm{A}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{B}}=0 \mathrm{~V}$, from zero scale to full scale, $\pm 0.5$ LSB error band |  |  |  |  |
|  |  | $\mathrm{R}_{\text {AB }}=10 \mathrm{k} \Omega$ |  | 2 |  | $\mu \mathrm{s}$ |
|  |  | $\mathrm{R}_{\text {AB }}=100 \mathrm{k} \Omega$ |  | 12 |  |  |
| Crosstalk ( $\mathrm{Cw}_{1} / \mathrm{C}_{\mathrm{w}_{2}}$ ) | $C_{T}$ | $\mathrm{R}_{A B}=10 \mathrm{k} \Omega$ |  | 10 |  | nV -sec |
|  |  | $\mathrm{R}_{\text {AB }}=100 \mathrm{k} \Omega$ |  | 25 |  | nV -sec |
| Analog Crosstalk | $\mathrm{C}_{\text {TA }}$ |  |  | -90 |  | dB |
| Endurance ${ }^{10}$ |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 1 |  | Mcycles |
|  |  |  | 100 |  |  | kcycles |
| Data Retention ${ }^{11,12}$ |  |  |  | 50 |  | Years |

${ }^{1}$ Typical values represent average readings at $25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{S S}=0 \mathrm{~V}$, and $\mathrm{V}_{\text {LOGIC }}=5 \mathrm{~V}$.
${ }^{2}$ Resistor integral nonlinearity ( $R-I N L$ ) error is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper positions. R-DNL measures the relative step change from ideal between successive tap positions. The maximum wiper current is limited to $\left(0.7 \times V_{D D}\right) / R_{A B}$.
${ }^{3}$ Guaranteed by design and characterization, not subject to production test.
${ }^{4}$ INL and DNL are measured at $V_{W B}$ with the RDAC configured as a potentiometer divider similar to a voltage output DAC. $V_{A}=V_{D D}$ and $V_{B}=0 \mathrm{~V}$. DNL specification limits of $\pm 1$ LSB maximum are guaranteed monotonic operating conditions.
${ }^{5}$ Resistor Terminal A, Resistor Terminal B, and Resistor Terminal W have no limitations on polarity with respect to each other. Dual-supply operation enables ground referenced bipolar signal adjustment.
${ }^{6}$ Different from operating current; supply current for EEPROM program lasts approximately 30 ms .
${ }^{7}$ Different from operating current; supply current for EEPROM read lasts approximately $20 \mu \mathrm{~s}$.
${ }^{8} \mathrm{P}_{\text {DISS }}$ is calculated from (IDD $\left.\times \mathrm{V}_{\text {DD }}\right)+\left(\right.$ LLOGIC $\left.\times \mathrm{V}_{\text {LOGIC }}\right)$.
${ }^{9}$ All dynamic characteristics use $\mathrm{V}_{\mathrm{DD}} / \mathrm{V}_{\mathrm{SS}}= \pm 2.5 \mathrm{~V}$, and $\mathrm{V}_{\text {LOGIC }}=2.5 \mathrm{~V}$.
${ }^{10}$ Endurance is qualified to 100,000 cycles per JEDEC Standard 22 , Method A117 and measured at $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.
${ }^{11}$ Retention lifetime equivalent at junction temperature $\left(\mathrm{T}_{\mathrm{J}}\right)=125^{\circ} \mathrm{C}$ per JEDEC Standard 22, Method A117. Retention lifetime, based on an activation energy of 1 eV, derates with junction temperature in the Flash/EE memory.
${ }^{12} 50$ years applies to an endurance of 1 k cycles. An endurance of 100 k cycles has an equivalent retention lifetime of 5 years.

## INTERFACE TIMING SPECIFICATIONS

$\mathrm{V}_{\text {Logic }}=1.8 \mathrm{~V}$ to 5.5 V ; all specifications $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {MAX }}$, unless otherwise noted.
Table 4. SPI Interface ${ }^{1}$

| Parameter ${ }^{2}$ | Test Conditions/Comments | Min | Typ | Max | Unit | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{1}$ | $\mathrm{V}_{\text {LoGIC }}>1.8 \mathrm{~V}$ | 20 |  |  | ns | SCLK cycle time |
|  | $\mathrm{V}_{\text {LOGIC }}=1.8 \mathrm{~V}$ | 30 |  |  | ns |  |
| $\mathrm{t}_{2}$ | $V_{\text {LOGIC }}>1.8 \mathrm{~V}$ | 10 |  |  | ns | SCLK high time |
|  | $V_{\text {LOGIC }}=1.8 \mathrm{~V}$ | 15 |  |  | ns |  |
| $\mathrm{t}_{3}$ | $\mathrm{V}_{\text {LoGic }}>1.8 \mathrm{~V}$ | 10 |  |  | ns | SCLK low time |
|  | $\mathrm{V}_{\text {LOGIC }}=1.8 \mathrm{~V}$ | 15 |  |  | ns |  |
| $\mathrm{t}_{4}$ |  | 10 |  |  | ns | $\overline{\text { SYNC }}$ to SCLK falling edge setup time |
| $\mathrm{t}_{5}$ |  | 5 |  |  | ns | Data setup time |
| $\mathrm{t}_{6}$ |  | 5 |  |  | ns | Data hold time |
| $\mathrm{t}_{7}$ |  | 10 |  |  | ns | $\overline{\text { SYNC }}$ rising edge to next SCLK fall ignored |
| $\mathrm{t}_{8}{ }^{3}$ |  | 20 |  |  | ns | Minimum $\overline{\text { SYNC }}$ high time |
| $\mathrm{t}_{9}{ }^{4}$ |  |  | 50 |  | ns | SCLK rising edge to SDO valid |
| $\mathrm{t}_{10}$ |  |  |  | 500 | ns | $\overline{\text { SYNC }}$ rising edge to SDO pin disable |

${ }^{1}$ Refer to the AN-1248 for additional information about the serial peripheral interface.
${ }^{2}$ All input signals are specified with $\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=1 \mathrm{~ns} / \mathrm{V}\left(10 \%\right.$ to $90 \%$ of $\left.\mathrm{V}_{\mathrm{DD}}\right)$ and timed from a voltage level of $\left(\mathrm{V}_{\mathrm{IL}}+\mathrm{V}_{\mathbb{H}}\right) / 2$.
${ }^{3}$ Refer to $t_{\text {eeprom_program }}$ and $t_{\text {eeprom_readback }}$ for memory commands operations (see Table 5).
${ }^{4}$ RPULL_UP $=2.2 \mathrm{k} \Omega$ to $\mathrm{V}_{\text {DD }}$ with a capacitance load of 168 pF .
Table 5. Control Pins

| Parameter | Min | Typ | Max | Unit | Description |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{t}_{1}$ | 0.1 |  | 10 | $\mu \mathrm{~s}$ | RESET low time |
| teEPROM_PROGRAM $^{1}$ |  | 15 | 50 | ms | Memory program time (not shown in Figure 5) |
| teEPROM_READBACK |  | 7 | 30 | $\mu \mathrm{~s}$ | Memory readback time (not shown in Figure 5) |
| tPower_Up $^{2}$ |  |  | 75 | $\mu \mathrm{~s}$ | Start-up time (not shown in Figure 5) |
| t $_{\text {RESET }}$ |  | 30 |  | $\mu \mathrm{~s}$ | Reset EEPROM restore time (not shown in Figure 5) |

[^1]
## SHIFT REGISTER AND TIMING DIAGRAMS



Figure 3. SPI Serial Interface Timing Diagram, Clock Polarity $(C P O L)=0$, Clock Phase $(C P H A)=1$


Figure 4. SPI Serial Interface Timing Diagram, Clock Polarity $(C P O L)=1$, Clock Phase $(C P H A)=0$


Figure 5. Control Pins Timing Diagram

## ABSOLUTE MAXIMUM RATINGS

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.
Table 6.

| Parameter | Rating |
| :---: | :---: |
| $V_{\text {DD }}$ to GND | -0.3 V to +7.0 V |
| Vss to GND | +0.3 V to -7.0 V |
| $\mathrm{V}_{\text {D }}$ to $\mathrm{V}_{\text {SS }}$ | 7 V |
| $V_{\text {Logic }}$ to GND | $\begin{aligned} & -0.3 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V} \text { or } \\ & +7.0 \mathrm{~V} \text { (whichever is less) } \end{aligned}$ |
| $\mathrm{V}_{\mathrm{A}}, \mathrm{V}_{\mathrm{w}}, \mathrm{V}_{\mathrm{B}}$ to GND | $\begin{aligned} & \mathrm{V}_{S S}-0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}+0.3 \mathrm{~V} \text { or } \\ & +7.0 \mathrm{~V} \text { (whichever is less) } \end{aligned}$ |
| $I_{\text {A }}, I_{\text {w }}, I_{\text {b }}$ |  |
| Pulsed ${ }^{1}$ |  |
| Frequency > 10 kHz |  |
| $\mathrm{R}_{\text {Aw }}=10 \mathrm{k} \Omega$ | $\pm 6 \mathrm{~mA} / \mathrm{d}^{2}$ |
| $\mathrm{R}_{\mathrm{AW}}=100 \mathrm{k} \Omega$ | $\pm 1.5 \mathrm{~mA} / \mathrm{d}^{2}$ |
| Frequency $\leq 10 \mathrm{kHz}$ |  |
| $\mathrm{R}_{\text {Aw }}=10 \mathrm{k} \Omega$ | $\pm 6 \mathrm{~mA} / \sqrt{ } \mathrm{d}^{2}$ |
| $\mathrm{R}_{\mathrm{AW}}=100 \mathrm{k} \Omega$ | $\pm 1.5 \mathrm{~mA} / \sqrt{ } \mathrm{d}^{2}$ |
| Digital Inputs | -0.3 V to $\mathrm{V}_{\text {Logic }}+0.3 \mathrm{~V}$ or <br> +7 V (whichever is less) |
| Operating Temperature Range, $\mathrm{T}_{\mathrm{A}}{ }^{3}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Maximum Junction Temperature, TJ Maximum | $150^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Reflow Soldering |  |
| Peak Temperature | $260^{\circ} \mathrm{C}$ |
| Time at Peak Temperature | 20 sec to 40 sec |
| Package Power Dissipation |  |
| FICDM | 1.5 kV |

[^2]Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## THERMAL RESISTANCE

$\theta_{J A}$ is defined by the JEDEC JESD51 standard, and the value is dependent on the test board and test environment.

Table 7. Thermal Resistance

| Package Type | $\boldsymbol{\theta}_{\mathbf{J A}}$ | $\boldsymbol{\theta}_{\mathbf{\prime} \mathbf{c}}$ | Unit |
| :--- | :--- | :--- | :--- |
| 16-Lead LFCSP | $89.5^{1}$ | 3 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| 16-Lead TSSOP | $150.4^{1}$ | 27.6 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

${ }^{1}$ JEDEC 2S2P test board, still air ( $0 \mathrm{~m} / \mathrm{sec}$ airflow).

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



Table 8. 16-Lead LFCSP Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 1 | GND | Ground Pin, Logic Ground Reference. |
| 2 | A1 | Terminal A of RDAC1. $\mathrm{V}_{S S} \leq \mathrm{V}_{\mathrm{A}} \leq \mathrm{V}_{\mathrm{DD}}$. |
| 3 | W1 | Wiper Terminal of RDAC1. $\mathrm{V}_{\text {SS }} \leq \mathrm{V}_{\mathrm{w}} \leq \mathrm{V}_{\mathrm{DD}}$. |
| 4 | B1 | Terminal B of RDAC1. $\mathrm{V}_{S S} \leq \mathrm{V}_{B} \leq \mathrm{V}_{\mathrm{DD}}$. |
| 5 | V ${ }_{\text {s }}$ | Negative Power Supply. Decouple this pin with $0.1 \mu \mathrm{~F}$ ceramic capacitors and $10 \mu \mathrm{~F}$ capacitors. |
| 6 | A2 | Terminal A of RDAC2. $\mathrm{V}_{\text {SS }} \leq \mathrm{V}_{\mathrm{A}} \leq \mathrm{V}_{\mathrm{DD}}$. |
| 7 | W2 | Wiper Terminal of RDAC2. $\mathrm{V}_{\text {SS }} \leq \mathrm{V}_{\mathrm{w}} \leq \mathrm{V}_{\mathrm{DD}}$. |
| 8 | B2 | Terminal B of RDAC2. $\mathrm{V}_{S S} \leq \mathrm{V}_{B} \leq \mathrm{V}_{\mathrm{DD}}$. |
| 9 | V ${ }_{\text {D }}$ | Positive Power Supply. Decouple this pin with $0.1 \mu \mathrm{~F}$ ceramic capacitors and $10 \mu \mathrm{~F}$ capacitors. |
| 10 | V Logic | Logic Power Supply; 1.8 V to $\mathrm{V}_{\text {DD }}$. Decouple this pin with $0.1 \mu \mathrm{~F}$ ceramic capacitors and $10 \mu \mathrm{~F}$ capacitors. |
| 11 | SCLK | Serial Clock Line. Data is clocked in at the logic low transition. |
| 12 | SDI | Serial Data Input. |
| 13 | SDO | Serial Data Output. This is an open-drain output pin, and it needs an external pull-up resistor. |
| 14 | $\overline{\text { SYNC }}$ | Synchronization Input, Active Low. When $\overline{\text { SYNC }}$ returns high, data is loaded into the input shift register. |
| 15 | INDEP | Linear Gain Setting Mode at Power-Up. Each string resistor is loaded independently from the associated memory location. If INDEP is enabled, it cannot be disabled by software. |
| 16 | $\overline{\text { RESET }}$ | Hardware Reset Pin. Refresh the RDAC registers from EEPROM. $\overline{\text { RESET }}$ is activated at the logic low. If this pin is not used, tie $\overline{\text { RESET }}$ to $V_{\text {Logic }}$. |
|  | EPAD | Internally Connect the Exposed Pad to $\mathrm{V}_{\text {ss }}$. |



Figure 7. 16-Lead TSSOP, SPI Interface Pin Configuration
Table 9. 16-Lead TSSOP, SPI Interface Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 1 | INDEP | Linear Gain Setting Mode at Power-Up. Each string resistor is loaded independently from the associated memory location. If INDEP is enabled, it cannot be disabled by software. |
| 2 | $\overline{\text { RESET }}$ | Hardware Reset Pin. Refresh the RDAC registers from EEPROM. $\overline{\text { RESET }}$ is activated at the logic low. If this pin is not used, tie $\overline{R E S E T}$ to V Logic. |
| 3 | GND | Ground Pin, Logic Ground Reference. |
| 4 | A1 | Terminal A of RDAC1. $\mathrm{V}_{S S} \leq \mathrm{V}_{\mathrm{A}} \leq \mathrm{V}_{\mathrm{DD}}$. |
| 5 | W1 | Wiper Terminal of RDAC1. $\mathrm{V}_{\mathrm{SS}} \leq \mathrm{V}_{\mathrm{W}} \leq \mathrm{V}_{\mathrm{DD}}$. |
| 6 | B1 | Terminal B of RDAC1. $\mathrm{V}_{S S} \leq \mathrm{V}_{\mathrm{B}} \leq \mathrm{V}_{\mathrm{DD}}$. |
| 7 | V ${ }_{\text {SS }}$ | Negative Power Supply. Decouple this pin with $0.1 \mu \mathrm{~F}$ ceramic capacitors and $10 \mu \mathrm{~F}$ capacitors. |
| 8 | A2 | Terminal A of RDAC2. $\mathrm{V}_{\text {SS }} \leq \mathrm{V}_{\mathrm{A}} \leq \mathrm{V}_{\text {DD }}$. |
| 9 | W2 | Wiper Terminal of RDAC2. $\mathrm{V}_{\mathrm{SS}} \leq \mathrm{V}_{\mathrm{W}} \leq \mathrm{V}_{\mathrm{DD}}$. |
| 10 | B2 | Terminal B of RDAC2. $\mathrm{V}_{S S} \leq \mathrm{V}_{\mathrm{B}} \leq \mathrm{V}_{\mathrm{DD}}$. |
| 11 | VDD | Positive Power Supply. Decouple this pin with $0.1 \mu \mathrm{~F}$ ceramic capacitors and $10 \mu \mathrm{~F}$ capacitors. |
| 12 | Vlogic | Logic Power Supply; 1.8 V to $\mathrm{V}_{\text {dd }}$. Decouple this pin with $0.1 \mu \mathrm{~F}$ ceramic capacitors and $10 \mu \mathrm{~F}$ capacitors. |
| 13 | SCLK | Serial Clock Line. Data is clocked in at the logic low transition. |
| 14 | SDI | Serial Data Input. |
| 15 | SDO | Serial Data Output. This is an open-drain output pin, and it needs an external pull-up resistor. |
| 16 | $\overline{\text { SYNC }}$ | Synchronization Input, Active Low. When $\overline{\text { SYNC }}$ returns high, data is loaded into the input shift register. |

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 8. R-INL vs. Code (AD5142)


Figure 9. R-INL vs. Code (AD5122)


Figure 10. INL vs. Code (AD5142)


Figure 11. R-DNL vs. Code (AD5142)


Figure 12. R-DNL vs. Code (AD5122)


Figure 13. DNL vs. Code (AD5142)


Figure 14. INL vs. Code (AD5122)


Figure 15. Potentiometer Mode Temperature Coefficient $\left(\left(\Delta V_{w} / V_{w}\right) / \Delta T \times 10^{6}\right)$ vs. Code


Figure 16. Supply Current vs. Temperature


Figure 17. I LOGIC Current vs. Temperature


Figure 18. DNL vs. Code (AD5122)


Figure 19. Rheostat Mode Temperature Coefficient $\left(\left(\Delta R_{w B} / R_{w B}\right) / \Delta T \times 10^{6}\right)$ vs. Code


Figure 20. ILOGIC Current vs. Digital Input Voltage


Figure $21.10 \mathrm{k} \Omega$ Gain vs. Frequency vs. Code


Figure 22. Total Harmonic Distortion Plus Noise $(T H D+N)$ vs. Frequency


Figure 23. Normalized Phase Flatness vs. Frequency, $R_{A B}=10 \mathrm{k} \Omega$


Figure 24. $100 \mathrm{k} \Omega$ Gain vs. Frequency vs. Code


Figure 25. Total Harmonic Distortion Plus Noise $(T H D+N)$ vs. Amplitude


Figure 26. Normalized Phase Flatness vs. Frequency, $R_{A B}=100 \mathrm{k} \Omega$


Figure 27. Incremental Wiper On Resistance vs. Positive Power Supply (VDD)


Figure 28. Maximum Bandwidth vs. Code vs. Net Capacitance


Figure 29. Maximum Transition Glitch


Figure 30. Resistor Lifetime Drift


Figure 31. Power Supply Rejection Ratio (PSRR) vs. Frequency


Figure 32. Digital Feedthrough


Figure 33. Shutdown Isolation vs. Frequency

## TEST CIRCUITS

Figure 35 to Figure 39 define the test conditions used in the Specifications section.


Figure 35. Resistor Integral Nonlinearity Error (Rheostat Operation; R-INL, R-DNL)


Figure 36. Potentiometer Divider Nonlinearity Error (INL, DNL)


Figure 37. Wiper Resistance

## THEORY OF OPERATION

The AD5122/AD5142 digital programmable potentiometers are designed to operate as true variable resistors for analog signals within the terminal voltage range of $\mathrm{V}_{\text {SS }}<\mathrm{V}_{\text {TERM }}<\mathrm{V}_{\mathrm{DD}}$. The resistor wiper position is determined by the RDAC register contents. The RDAC register acts as a scratchpad register that allows unlimited changes of resistance settings. A secondary register (the input register) can preload the RDAC register data.
The RDAC register can be programmed with any position setting using the SPI interface (depending on the model). When a desirable wiper position is found, this value can be stored in the EEPROM memory. Thereafter, the wiper position is always restored to that position for subsequent power-ups. The storing of EEPROM data takes approximately 15 ms ; during this time, the device is locked and does not acknowledge any new command, preventing any changes from taking place.

## RDAC REGISTER AND EEPROM

The RDAC register directly controls the position of the digital potentiometer wiper. For example, when the RDAC register is loaded with 0x80 (AD5142, 256 taps), the wiper is connected to half scale of the variable resistor. The RDAC register is a standard logic register; there is no restriction on the number of changes allowed.
It is possible to both write to and read from the RDAC register using the digital interface (see Table 10).

The contents of the RDAC register can be stored to the EEPROM using Command 9 (see Table 16). Thereafter, the RDAC register always sets at that position for any future on-off-on power supply sequence. It is possible to read back data saved into the EEPROM with Command 3 (see Table 10).
Alternatively, the EEPROM can be written to independently using Command 11 (see Table 16).

## INPUT SHIFT REGISTER

For the AD5122/AD5142, the input shift register is 16 bits wide, as shown in Figure 2. The 16-bit word consists of four control bits, followed by four address bits and by eight data bits.
If the AD5122 RDAC or EEPROM registers are read from or written to, the lowest data bit (Bit 0 ) is ignored.
Data is loaded MSB first (Bit 15). The four control bits determine the function of the software command as listed in Table 10 and Table 16.

## SPI SERIAL DATA INTERFACE

The AD5122/AD5142 contain a 4-wire, SPI-compatible digital interface (SDI, $\overline{\text { SYNC, SDO, and SCLK). The write sequence }}$ begins by bringing the $\overline{\mathrm{SYNC}}$ line low. The $\overline{\mathrm{SYNC}}$ pin must be held low until the complete data-word is loaded from the SDI pin. Data is loaded in at the SCLK falling edge transition, as shown in Figure 3 and Figure 4. When SYNC returns high, the serial data-word is decoded according to the instructions in Table 16.
To minimize power consumption in the digital input buffers when the device is enabled, operate all serial interface pins close to the $V_{\text {LoGic }}$ supply rails.

## SYNC Interruption

In a standalone write sequence for the AD5122/AD5142, the $\overline{\text { SYNC }}$ line is kept low for 16 falling edges of SCLK, and the instruction is decoded when SYNC is pulled high. However, if the $\overline{\text { SYNC }}$ line is kept low for less than 16 falling edges of SCLK, the input shift register content is ignored, and the write sequence is considered invalid.

## SDO Pin

The serial data output pin (SDO) serves two purposes: to read back the contents of the control, EEPROM, RDAC, and input registers using Command 3 (see Table 10 and Table 16), and to connect the AD5122/AD5142 to daisy-chain mode.
The SDO pin contains an internal open-drain output that needs an external pull-up resistor. The SDO pin is enabled when $\overline{\text { SYNC }}$ is pulled low, and the data is clocked out of SDO on the rising edge of SCLK, as shown in Figure 3 and Figure 4.

## Daisy-Chain Connection

Daisy chaining minimizes the number of port pins required from the controlling IC. As shown in Figure 40, the SDO pin of one package must be tied to the SDI pin of the next package. The clock period can be increased because of the propagation delay of the line between subsequent devices. When two AD5122/AD5142 devices are daisy chained, 32 bits of data are required. The first 16 bits assigned to U2, and the second 16 bits assigned to U1, as shown in Figure 41. Keep the $\overline{\text { SYNC }}$ pin low until all 32 bits are clocked into their respective serial registers. The $\overline{\mathrm{SYNC}}$ pin is then pulled high to complete the operation. A typical connection is shown in Figure 40.

To prevent data from mislocking (for example, due to noise) the device includes an internal counter, if the clock falling edges count is not a multiple of 8 , the device ignores the command. A valid clock count is 16,24 , or 32 . The counter resets when SYNC returns high.


Table 10. Reduced Commands Operation Truth Table

| Command Number | ControlBits[DB15:DB12] |  |  |  | AddressBits[DB11:DB8] |  |  |  | Data Bits[DB7:DB0] ${ }^{1}$ |  |  |  |  |  |  |  | Operation |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | C3 | C2 | C1 | C0 | A3 | A2 | A1 | A0 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |  |  |
| 0 | 0 | 0 | 0 | 0 | X | X | X | X | X | X | X | X | X | X | X | X | NOP: do nothing. |  |  |
| 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | A0 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Write contents of serial register data to RDAC |  |  |
| 2 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | A0 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Write contents of serial register data to input register |  |  |
| 3 | 0 | 0 | 1 | 1 | X | 0 | A1 | A0 | X | X | X | X | X | X | D1 | D0 | Read back contents |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | D1 | D0 | Data |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \hline 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | EEPROM <br> RDAC |
| 9 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | A0 | X | X | X | X | X | X | X | 1 | Copy RDAC register to EEPROM |  |  |
| 10 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | A0 | X | X | X | X | X | X | X | 0 | Copy EEPROM into RDAC |  |  |
| 14 | 1 | 0 | 1 | 1 | X | X | X | X | X | X | X | X | X | X | X | X | Software reset |  |  |
| 15 | 1 | 1 | 0 | 0 | A3 | 0 | 0 | A0 | X | X | X | X | X | X | X | D0 | Software shutdown |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | D0 | Condition |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \hline 0 \\ & 1 \end{aligned}$ | Normal mode Shutdown mode |  |

${ }^{1} \mathrm{X}$ means don't care.
Table 11. Reduced Address Bits Table

| A3 | A2 | A1 | A0 | Channel | Stored Channel Memory |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | $X^{1}$ | $X^{1}$ | $X^{1}$ | All channels | Not applicable |
| 0 | 0 | 0 | 0 | RDAC1 | RDAC1 |
| 0 | 0 | 0 | 1 | RDAC2 | Not applicable |
| 0 | 0 | 1 | 0 | Not applicable | RDAC2 |

[^3]
## ADVANCED CONTROL MODES

The AD5122/AD5142 digital potentiometers include a set of user programming features to address the wide number of applications for these universal adjustment devices (see Table 16 and Table 18).

Key programming features include the following:

- Input register
- Linear gain setting mode
- Low wiper resistance feature
- Lineal increment and decrement instructions
- $\pm 6 \mathrm{~dB}$ increment and decrement instructions
- Reset
- Shutdown mode


## Input Register

The AD5122/AD5142 include one input register per RDAC register. These registers allow preloading of the value for the associated RDAC register. These registers can be written to using Command 2 and read back from using Command 3 (see Table 16).
This feature allows a synchronous update of one or all the RDAC registers at the same time.
The transfer from the input register to the RDAC register is done synchronously by Command 8 (see Table 16).
If new data is loaded into an RDAC register, this RDAC register automatically overwrites the associated input register.

## Linear Gain Setting Mode

The proprietary architecture of the AD5122/AD5142 allows the independent control of each string resistor, $\mathrm{R}_{\mathrm{AW}}$ and $\mathrm{R}_{\text {wb. }}$. To enable this feature, use Command 16 (see Table 16) to set Bit D2 of the control register (see Table 18).
This mode of operation can control the potentiometer as two independent rheostats connected at a single point, W terminal, as opposed to potentiometer mode where each resistor is complementary, $\mathrm{R}_{A W}=\mathrm{R}_{A B}-\mathrm{R}_{\text {wb }}$.

This feature enables a second input and an RDAC register per channel, as shown in Table 17; however, the actual RDAC contents remain unchanged. The same operations are valid for potentiometer mode and linear gain setting mode.
If the INDEP pin is pulled high, the device powers up in linear gain setting mode and loads the values stored in the associated memory locations for each channel (see Table 17). The INDEP pin and D2 bit are connected internally to a logic or gate, if any or both are 1, the devices cannot operate in potentiometer mode.

## Low Wiper Resistance Feature

The AD5122/AD5142 include two commands to reduce the wiper resistance between the terminals when the devices achieve full scale or zero scale. These extra positions are called bottom scale, BS, and top scale, TS. The resistance between Terminal A and Terminal W at top scale is specified as $\mathrm{R}_{\mathrm{Ts}}$. Similarly, the bottom scale resistance between Terminal B and Terminal W is specified as $\mathrm{R}_{\mathrm{BS}}$.
The contents of the RDAC registers are unchanged by entering in these positions. There are three ways to exit from top scale and bottom scale: by using Command 12 or Command 13 (see Table 16); by loading new data in an RDAC register, which includes increment/decrement operations; or by entering shutdown mode, Command 15 (see Table 16).

Table 12 and Table 13 show the truth tables for the top scale position and the bottom scale position, respectively, when the potentiometer or linear gain setting mode is enabled.

Table 12. Top Scale Truth Table

| Linear Gain Setting Mode |  | Potentiometer Mode |  |
| :--- | :--- | :--- | :--- |
| $\mathrm{R}_{A W}$ | $\mathrm{R}_{\text {WB }}$ | $\mathrm{R}_{\mathrm{AW}}$ | $\mathrm{R}_{\mathrm{WB}}$ |
| $\mathrm{R}_{A B}$ | $\mathrm{R}_{A B}$ | $\mathrm{R}_{T S}$ | $\mathrm{R}_{A B}$ |

Table 13. Bottom Scale Truth Table

| Linear Gain Setting Mode |  | Potentiometer Mode |  |
| :--- | :--- | :--- | :--- |
| $R_{A W}$ | $R_{\text {wB }}$ | R $_{A W}$ | $R_{\text {wB }}$ |
| $R_{T S}$ | $\mathrm{R}_{B S}$ | $\mathrm{R}_{A B}$ | $\mathrm{R}_{B S}$ |

## Linear Increment and Decrement Instructions

The increment and decrement commands (Command 4 and Command 5 in Table 16) are useful for linear step adjustment applications. These commands simplify microcontroller software coding by allowing the controller to send an increment or decrement command to the device. The adjustment can be individual or in a ganged potentiometer arrangement, where all wiper positions are changed at the same time.
For an increment command, executing Command 4 automatically moves the wiper to the next RDAC position. This command can be executed in a single channel or multiple channels.

## ※6 dB Increment and Decrement Instructions

Two programming instructions produce logarithmic taper increment or decrement of the wiper position control by an individual potentiometer or by a ganged potentiometer arrangement where all RDAC register positions are changed simultaneously. The +6 dB increment is activated by Command 6 , and the -6 dB decrement is activated by Command 7 (see Table 16). For example, starting with the zero-scale position and executing Command 6 ten times moves the wiper in 6 dB steps to the fullscale position. When the wiper position is near the maximum setting, the last 6 dB increment instruction causes the wiper to go to the full-scale position (see Table 14).
Incrementing the wiper position by +6 dB essentially doubles the RDAC register value, whereas decrementing the wiper position by -6 dB halves the register value. Internally, the AD5122/AD5142 use shift registers to shift the bits left and right to achieve a $\pm 6 \mathrm{~dB}$ increment or decrement. These functions are useful for various audio/video level adjustments, especially for white LED brightness settings in which human visual responses are more sensitive to large adjustments than to small adjustments.

Table 14. Detailed Left Shift and Right Shift Functions for the $\pm 6 \mathrm{~dB}$ Step Increment and Decrement

| Left Shift (+6 dB/Step) | Right Shift (-6 dB/Step) |
| :--- | :--- |
| 00000000 | 11111111 |
| 00000001 | 01111111 |
| 00000010 | 00111111 |
| 00000100 | 0001111 |
| 00001000 | 00001111 |
| 00010000 | 00000111 |
| 00100000 | 00000011 |
| 01000000 | 00000001 |
| 10000000 | 00000000 |
| 11111111 | 00000000 |

## Reset

The AD5122/AD5142 can be reset through software by executing Command 14 (see Table 16) or through hardware on the low pulse of the $\overline{\mathrm{RESET}}$ pin. The reset command loads the RDAC registers with the contents of the EEPROM and takes approximately $30 \mu \mathrm{~s}$. The EEPROM is preloaded to midscale at the factory, and initial power-up is, accordingly, at midscale. Tie $\overline{\text { RESET }}$ to $V_{\text {LoGic }}$ if the $\overline{\operatorname{RESET}}$ pin is not used.

## Shutdown Mode

The AD5122/AD5142 can be placed in shutdown mode by executing the software shutdown command, Command 15 (see Table 16); and by setting the LSB (D0) to 1 . This feature places the RDAC in a special state. The contents of the RDAC register are unchanged by entering shutdown mode. However, all commands listed in Table 16 are supported while in shutdown mode. Execute Command 15 (see Table 16) and set the LSB (D0) to 0 to exit shutdown mode.

Table 15. Truth Table for Shutdown Mode

|  | Linear Gain Setting Mode |  | Potentiometer Mode |  |
| :--- | :--- | :--- | :--- | :--- |
| A2 | AW | WB | AW | WB |
| 0 | N/A | Open | Open | $\mathrm{R}_{\mathrm{BS}}$ |
| 1 | Open | N/A ${ }^{1}$ | N/A ${ }^{1}$ | $\mathrm{~N} / \mathrm{A}^{1}$ |

${ }^{1} \mathrm{~N} / \mathrm{A}$ means not applicable.

## EEPROM OR RDAC REGISTER PROTECTION

The EEPROM and RDAC registers can be protected by disabling any update to these registers. This can be done by using software or by using hardware. If these registers are protected by software, set Bit D0 and/or Bit D1 (see Table 18), which protects the EEPROM and RDAC registers independently.
When RDAC is protected, the only operation allowed is to copy the EEPROM into the RDAC register.

## INDEP PIN

If the INDEP pin is pulled high at power-up, the device operates in linear gain setting mode, loading each string resistor, $\mathrm{R}_{\mathrm{AW}}$ and $\mathrm{R}_{\text {wBx }}$, with the value stored into the EEPROM (see Table 17). If the pin is pulled low, the device powers up in potentiometer mode.

The INDEP pin and the D2 bit are connected internally to a logic OR gate, if any or both are 1, the device cannot operate in potentiometer mode (see Table 18).

Table 16. Advance Command Operation Truth Table


[^4]
[^0]:    ${ }^{1}$ Two potentiometers and two rheostats.

[^1]:    ${ }^{1}$ EEPROM program time depends on the temperature and EEPROM write cycles. Higher timing is expected at lower temperatures and higher write cycles.
    ${ }^{2}$ Maximum time after $\mathrm{V}_{D D}-\mathrm{V}_{S S}$ is equal to 2.3 V .

[^2]:    ${ }^{1}$ Maximum terminal current is bounded by the maximum current handling of the switches, maximum power dissipation of the package, and maximum applied voltage across any two of the $A, B$, and $W$ terminals at a given resistance.
    ${ }^{2} d=$ pulse duty factor.
    ${ }^{3}$ Includes programming of EEPROM memory.

[^3]:    ${ }^{1} \mathrm{X}$ means don't care.

[^4]:    ${ }^{1} \mathrm{X}$ means don't care.

