## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

## Quad Channel, 128-/256-Position, I²C/SPI, Nonvolatile Digital Potentiometer

## Data Sheet

## FEATURES

## $10 \mathrm{k} \Omega$ and $100 \mathrm{k} \Omega$ resistance options

Resistor tolerance: 8\% maximum
Wiper current: $\pm 6 \mathrm{~mA}$
Low temperature coefficient: 35 ppm/ ${ }^{\circ} \mathrm{C}$
Wide bandwidth: 3 MHz
Fast start-up time $<75 \mu \mathrm{~s}$
Linear gain setting mode
Single- and dual-supply operation
Independent logic supply: 1.8 V to 5.5 V
Wide operating temperature: $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$4 \mathrm{~mm} \times 4 \mathrm{~mm}$ package option
4 kV ESD protection

## APPLICATIONS

Portable electronics level adjustment
LCD panel brightness and contrast controls
Programmable filters, delays, and time constants
Programmable power supplies

## GENERAL DESCRIPTION

The AD5124/AD5144/AD5144A potentiometers provide a nonvolatile solution for 128-/256-position adjustment applications, offering guaranteed low resistor tolerance errors of $\pm 8 \%$ and up to $\pm 6 \mathrm{~mA}$ current density in the $\mathrm{Ax}, \mathrm{Bx}$, and Wx pins.

The low resistor tolerance and low nominal temperature coefficient simplify open-loop applications as well as applications requiring tolerance matching.
The linear gain setting mode allows independent programming of the resistance between the digital potentiometer terminals, through the $\mathrm{R}_{A W}$ and $\mathrm{R}_{\mathrm{WB}}$ string resistors, allowing very accurate resistor matching.

The high bandwidth and low total harmonic distortion (THD) ensure optimal performance for ac signals, making these devices suitable for filter design.
The low wiper resistance of only $40 \Omega$ at the ends of the resistor array allow for pin-to-pin connection.

The wiper values can be set through an $\mathrm{SPI}-/ \mathrm{I}^{2} \mathrm{C}$-compatible digital interface that is also used to read back the wiper register and EEPROM contents.


Figure 1. AD5124/AD5144 24-Lead LFCSP

The AD5124/AD5144/AD5144A are available in a compact, 24 -lead, $4 \mathrm{~mm} \times 4 \mathrm{~mm}$ LFCSP and a 20 -lead TSSOP. The parts are guaranteed to operate over the extended industrial temperature range of $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.

Table 1. Family Models

| Model | Channel | Position | Interface | Package |
| :--- | :--- | :--- | :--- | :--- |
| AD5123 $^{1}$ | Quad | 128 | $I^{2} \mathrm{C}$ | LFCSP |
| AD5124 | Quad | 128 | SPI $/ /^{2} \mathrm{C}$ | LFCSP |
| AD5124 | Quad | 128 | SPI | TSSOP |
| AD5143 $^{1}$ | Quad | 256 | $I^{2} \mathrm{C}$ | LFCSP |
| AD5144 | Quad | 256 | SPI $/ I^{2} \mathrm{C}$ | LFCSP |
| AD5144 | Quad | 256 | SPI | TSSOP |
| AD5144A | Quad | 256 | $I^{2} \mathrm{C}$ | TSSOP |
| AD5122 | Dual | 128 | SPI | LFCSP/TSSOP |
| AD5122A | Dual | 128 | $I^{2} \mathrm{C}$ | LFCSP/TSSOP |
| AD5142 | Dual | 256 | SPI | LFCSP/TSSOP |
| AD5142A | Dual | 256 | $I^{2} \mathrm{C}$ | LFCSP/TSSOP |
| AD5121 | Single | 128 | SPI $/ /^{2} \mathrm{C}$ | LFCSP |
| AD5141 | Single | 256 | SPI $/ I^{2} \mathrm{C}$ | LFCSP |

[^0]
## AD5124/AD5144/AD5144A

## TABLE OF CONTENTS

Features ..... 1
Applications ..... 1
Functional Block Diagram ..... 1
General Description ..... 1
Revision History ..... 2
Functional Block Diagrams-TSSOP ..... 3
Specifications ..... 4
Electrical Characteristics-AD5124 ..... 4
Electrical Characteristics-AD5144 and AD5144A ..... 7
Interface Timing Specifications ..... 10
Shift Register and Timing Diagrams ..... 11
Absolute Maximum Ratings ..... 13
Thermal Resistance ..... 13
ESD Caution ..... 13
Pin Configurations and Function Descriptions ..... 14
Typical Performance Characteristics ..... 17
Test Circuits ..... 22
Theory of Operation ..... 23
REVISION HISTORY12/12—Rev. 0 to Rev. A
Changes to Table 12 and Table 13 ..... 25
10/12-Revision 0: Initial Version

FUNCTIONAL BLOCK DIAGRAMS—TSSOP


Figure 2. AD5124/AD5144 20-Lead TSSOP


## SPECIFICATIONS

## ELECTRICAL CHARACTERISTICS—AD5124

$\mathrm{V}_{\mathrm{DD}}=2.3 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD}}=2.25 \mathrm{~V}$ to 2.75 V , $\mathrm{V}_{\mathrm{SS}}=-2.25 \mathrm{~V}$ to -2.75 V ; $\mathrm{V}_{\text {Logic }}=1.8 \mathrm{~V}$ to $5.5 \mathrm{~V},-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+125^{\circ} \mathrm{C}$, unless otherwise noted.

Table 2.

| Parameter | Symbol | Test Conditions/Comments | Min | Typ ${ }^{1}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC CHARACTERISTICS—RHEOSTAT MODE (ALL RDACs) |  |  |  |  |  |  |
| Resolution | N |  | 7 |  |  | Bits |
| Resistor Integral Nonlinearity ${ }^{2}$ | R-INL | $\mathrm{R}_{\text {AB }}=10 \mathrm{k} \Omega$ |  |  |  |  |
|  |  | $V_{D D} \geq 2.7 \mathrm{~V}$ | -1 | $\pm 0.1$ | +1 | LSB |
|  |  | $\mathrm{V}_{\mathrm{DD}}<2.7 \mathrm{~V}$ | -2.5 | $\pm 1$ | +2.5 | LSB |
|  |  | $\mathrm{R}_{\text {AB }}=100 \mathrm{k} \Omega$ |  |  |  |  |
|  |  | $V_{D D} \geq 2.7 \mathrm{~V}$ | -0.5 | $\pm 0.1$ | +0.5 | LSB |
|  |  | $\mathrm{V}_{\mathrm{DD}}<2.7 \mathrm{~V}$ | -1 | $\pm 0.25$ | +1 | LSB |
| Resistor Differential Nonlinearity ${ }^{2}$ | R-DNL |  | -0.5 | $\pm 0.1$ | +0.5 | LSB |
| Nominal Resistor Tolerance | $\Delta \mathrm{R}_{\text {AB }} / \mathrm{R}_{\text {AB }}$ |  | -8 | $\pm 1$ | +8 | \% |
| Resistance Temperature Coefficient ${ }^{3}$ | $\left(\Delta R_{A B} / R_{A B}\right) / \Delta T \times 10^{6}$ | Code $=$ full scale |  | 35 |  | ppm $/{ }^{\circ} \mathrm{C}$ |
| Wiper Resistance ${ }^{3}$ | Rw | Code $=$ zero scale |  |  |  |  |
|  |  | $\mathrm{R}_{A B}=10 \mathrm{k} \Omega$ |  | 55 | 125 | $\Omega$ |
|  |  | $\mathrm{R}_{\text {AB }}=100 \mathrm{k} \Omega$ |  | 130 | 400 | $\Omega$ |
| Bottom Scale or Top Scale | $\mathrm{R}_{\text {BS }}$ or $\mathrm{R}_{\text {TS }}$ |  |  |  |  |  |
|  |  | $\mathrm{R}_{\text {AB }}=10 \mathrm{k} \Omega$ |  | 40 | 80 | $\Omega$ |
|  |  | $\mathrm{R}_{\text {AB }}=100 \mathrm{k} \Omega$ |  | 60 | 230 | $\Omega$ |
| Nominal Resistance Match | $\mathrm{R}_{\text {AB1 }} / \mathrm{R}_{\text {AB2 }}$ | Code $=0 \times F F$ | -1 | $\pm 0.2$ | +1 | \% |
| DC CHARACTERISTICS—POTENTIOMETER DIVIDER MODE (ALL RDACs) |  |  |  |  |  |  |
| Integral Nonlinearity ${ }^{4}$ | INL |  |  |  |  |  |
|  |  | $\mathrm{R}_{\text {AB }}=10 \mathrm{k} \Omega$ | -0.5 | $\pm 0.1$ | +0.5 | LSB |
|  |  | $\mathrm{R}_{\text {AB }}=100 \mathrm{k} \Omega$ | -0.25 | $\pm 0.1$ | +0.25 | LSB |
| Differential Nonlinearity ${ }^{4}$ | DNL |  | -0.25 | $\pm 0.1$ | +0.25 | LSB |
| Full-Scale Error | VWFSE |  |  |  |  |  |
|  |  | $\mathrm{R}_{\mathrm{AB}}=10 \mathrm{k} \Omega$ | -1.5 | -0.1 |  | LSB |
|  |  | $\mathrm{R}_{\text {AB }}=100 \mathrm{k} \Omega$ | -0.5 | $\pm 0.1$ | +0.5 | LSB |
| Zero-Scale Error | Vwzse |  |  |  |  |  |
|  |  | $\mathrm{R}_{\text {AB }}=10 \mathrm{k} \Omega$ |  | 1 | 1.5 | LSB |
|  |  | $\mathrm{R}_{\text {AB }}=100 \mathrm{k} \Omega$ |  | 0.25 | 0.5 | LSB |
| Voltage Divider Temperature Coefficient ${ }^{3}$ | $\left(\Delta V_{W} / V_{\mathrm{w}}\right) / \Delta \mathrm{T} \times 10^{6}$ | Code $=$ half scale |  | $\pm 5$ |  | ppm/ ${ }^{\circ} \mathrm{C}$ |



| Parameter | Symbol | Test Conditions/Comments | Min | Typ ${ }^{1}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DYNAMIC CHARACTERISTICS ${ }^{9}$ |  |  |  |  |  |  |
| Bandwidth | BW | -3 dB |  |  |  |  |
|  |  | $\mathrm{R}_{\mathrm{AB}}=10 \mathrm{k} \Omega$ |  | 3 |  | MHz |
|  |  | $\mathrm{R}_{\text {AB }}=100 \mathrm{k} \Omega$ |  | 0.43 |  | MHz |
| Total Harmonic Distortion | THD | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}} \mathrm{~V}_{\mathrm{SS}}= \pm 2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{A}}=1 \mathrm{Vrms}, \\ & \mathrm{~V}_{\mathrm{B}}=0 \mathrm{~V}, \mathrm{f}=1 \mathrm{kHz} \end{aligned}$ |  |  |  |  |
|  |  | $\mathrm{R}_{A B}=10 \mathrm{k} \Omega$ |  | -80 |  | dB |
|  |  | $\mathrm{R}_{\text {AB }}=100 \mathrm{k} \Omega$ |  | -90 |  | dB |
| Resistor Noise Density | $\mathrm{e}_{\text {N_wb }}$ | $\begin{aligned} & \text { Code }=\text { half scale, } \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \\ & \mathrm{f}=10 \mathrm{kHz} \end{aligned}$ |  |  |  |  |
|  |  | $\mathrm{R}_{\mathrm{AB}}=10 \mathrm{k} \Omega$ |  | 7 |  | $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ |
|  |  | $\mathrm{R}_{\text {AB }}=100 \mathrm{k} \Omega$ |  | 20 |  | $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ |
| Vw Settling Time | $\mathrm{ts}_{5}$ | $\mathrm{V}_{\mathrm{A}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{B}}=0 \mathrm{~V}$, from zero scale to full scale, $\pm 0.5$ LSB error band |  |  |  |  |
|  |  | $\mathrm{R}_{\mathrm{AB}}=10 \mathrm{k} \Omega$ |  | 2 |  | $\mu \mathrm{s}$ |
|  |  | $\mathrm{R}_{\text {AB }}=100 \mathrm{k} \Omega$ |  | 12 |  |  |
| Crosstalk ( $\mathrm{C}_{\mathrm{w}_{1} / \mathrm{C}_{\text {w }} \text { ) }}$ | $\mathrm{C}_{\text {T }}$ | $\mathrm{R}_{A B}=10 \mathrm{k} \Omega$ |  | 10 |  | n - -sec |
|  |  | $\mathrm{R}_{\text {AB }}=100 \mathrm{k} \Omega$ |  | 25 |  | nV -sec |
| Analog Crosstalk | $\mathrm{C}_{\text {TA }}$ |  |  | -90 |  | dB |
| Endurance ${ }^{10}$ |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 100 | 1 |  | Mcycles |
|  |  |  |  |  |  | kcycles |
| Data Retention ${ }^{11}$ |  |  |  | 50 |  | Years |

${ }^{1}$ Typical values represent average readings at $25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$, and $\mathrm{V}_{\text {LOGIC }}=5 \mathrm{~V}$.
${ }^{2}$ Resistor integral nonlinearity error ( $\mathrm{R}-\mathrm{INL}$ ) is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper positions. $R$-DNL measures the relative step change from ideal between successive tap positions. The maximum wiper current is limited to $\left(0.7 \times V_{D D}\right) / R_{A B}$.
${ }^{3}$ Guaranteed by design and characterization, not subject to production test.
${ }^{4}$ INL and DNL are measured at $\mathrm{V}_{\text {WB }}$ with the RDAC configured as a potentiometer divider similar to a voltage output $\operatorname{DAC} . \mathrm{V}_{A}=\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{B}=0 \mathrm{~V}$. DNL specification limits of $\pm 1$ LSB maximum are guaranteed monotonic operating conditions.
${ }^{5}$ Resistor Terminal A, Resistor Terminal B, and Resistor Terminal W have no limitations on polarity with respect to each other. Dual-supply operation enables ground referenced bipolar signal adjustment.
${ }^{6}$ Different from operating current; supply current for EEPROM program lasts approximately 30 ms .
${ }^{7}$ Different from operating current; supply current for EEPROM read lasts approximately $20 \mu \mathrm{~s}$.
${ }^{8} \mathrm{P}_{\text {DISS }}$ is calculated from (IDD $\left.\times \mathrm{V}_{\text {DD }}\right)+\left(\right.$ LLOGIC $\left.\times \mathrm{V}_{\text {LOGIC }}\right)$.
${ }^{9}$ All dynamic characteristics use $\mathrm{V}_{\mathrm{DD}} / \mathrm{V}_{\mathrm{SS}}= \pm 2.5 \mathrm{~V}$, and $\mathrm{V}_{\text {LOGIC }}=2.5 \mathrm{~V}$.
${ }^{10}$ Endurance is qualified to 100,000 cycles per JEDEC Standard 22 , Method A117 and measured at $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.
${ }^{11}$ Retention lifetime equivalent at junction temperature $\left(\mathrm{T}_{\mathrm{J}}\right)=125^{\circ} \mathrm{C}$ per JEDEC Standard 22, Method A117. Retention lifetime, based on an activation energy of 1 eV, derates with junction temperature in the Flash/EE memory.

## ELECTRICAL CHARACTERISTICS—AD5144 AND AD5144A

$\mathrm{V}_{\mathrm{DD}}=2.3 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD}}=2.25 \mathrm{~V}$ to $2.75 \mathrm{~V}, \mathrm{~V}$ SS $=-2.25 \mathrm{~V}$ to -2.75 V ; $\mathrm{V}_{\text {LOGIC }}=1.8 \mathrm{~V}$ to $5.5 \mathrm{~V},-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+125^{\circ} \mathrm{C}$, unless otherwise noted.

Table 3.

| Parameter | Symbol | Test Conditions/Comments | Min | Typ ${ }^{1}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC CHARACTERISTICS—RHEOSTAT MODE (ALL RDACs) |  |  |  |  |  |  |
| Resolution | N |  | 8 |  |  | Bits |
| Resistor Integral Nonlinearity ${ }^{2}$ | R-INL | $\mathrm{R}_{\text {AB }}=10 \mathrm{k} \Omega$ |  |  |  |  |
|  |  | $V_{D D} \geq 2.7 \mathrm{~V}$ | -2 | $\pm 0.2$ | +2 | LSB |
|  |  | $\mathrm{V}_{\mathrm{DD}}<2.7 \mathrm{~V}$ | -5 | $\pm 1.5$ | +5 | LSB |
|  |  | $\mathrm{R}_{\text {AB }}=100 \mathrm{k} \Omega$ |  |  |  |  |
|  |  | $V_{D D} \geq 2.7 \mathrm{~V}$ | -1 | $\pm 0.1$ | +1 | LSB |
|  |  | $\mathrm{V}_{\mathrm{DD}}<2.7 \mathrm{~V}$ | -2 | $\pm 0.5$ | +2 | LSB |
| Resistor Differential Nonlinearity ${ }^{2}$ | R-DNL |  | -0.5 | $\pm 0.2$ | +0.5 | LSB |
| Nominal Resistor Tolerance | $\Delta \mathrm{R}_{\text {A }} / \mathrm{R}_{\text {AB }}$ |  | -8 | $\pm 1$ | +8 | \% |
| Resistance Temperature Coefficient ${ }^{3}$ | $\left(\Delta \mathrm{R}_{A B} / \mathrm{R}_{\text {AB }}\right) / \Delta \mathrm{T} \times 10^{6}$ | Code $=$ full scale |  | 35 |  | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| Wiper Resistance ${ }^{3}$ | Rw | Code $=$ zero scale |  |  |  |  |
|  |  | $\mathrm{R}_{\text {AB }}=10 \mathrm{k} \Omega$ |  | 55 | 125 | $\Omega$ |
|  |  | $\mathrm{R}_{\text {AB }}=100 \mathrm{k} \Omega$ |  | 130 | 400 | $\Omega$ |
| Bottom Scale or Top Scale | $\mathrm{R}_{\text {BS }}$ or $\mathrm{R}_{\text {TS }}$ |  |  |  |  |  |
|  |  | $\mathrm{R}_{\text {AB }}=10 \mathrm{k} \Omega$ |  | 40 | 80 | $\Omega$ |
|  |  | $\mathrm{R}_{\text {AB }}=100 \mathrm{k} \Omega$ |  | 60 | 230 | $\Omega$ |
| Nominal Resistance Match | $\mathrm{R}_{\text {AB1 }} / \mathrm{R}_{\text {AB2 }}$ | Code $=0 \times F F$ | -1 | $\pm 0.2$ | +1 | \% |
| DC CHARACTERISTICS—POTENTIOMETERDIVIDER MODE (ALL RDACs) |  |  |  |  |  |  |
| Integral Nonlinearity ${ }^{4}$ | INL |  |  |  |  |  |
|  |  | $\mathrm{R}_{\text {AB }}=10 \mathrm{k} \Omega$ | -1 | $\pm 0.2$ | +1 | LSB |
|  |  | $\mathrm{R}_{\mathrm{AB}}=100 \mathrm{k} \Omega$ | -0.5 | $\pm 0.1$ | +0.5 | LSB |
| Differential Nonlinearity ${ }^{4}$ | DNL |  | -0.5 | $\pm 0.2$ | +0.5 | LSB |
| Full-Scale Error | $\mathrm{V}_{\text {WFSE }}$ |  |  |  |  |  |
|  |  | $\mathrm{R}_{\text {AB }}=10 \mathrm{k} \Omega$ | -2.5 | -0.1 |  | LSB |
|  |  | $\mathrm{R}_{\text {AB }}=100 \mathrm{k} \Omega$ |  | $\pm 0.2$ | +1 | LSB |
| Zero-Scale Error | V wZSE |  |  |  |  |  |
|  |  | $\mathrm{R}_{\text {AB }}=10 \mathrm{k} \Omega$ |  | 1.2 | 3 | LSB |
|  |  | $\mathrm{R}_{\mathrm{AB}}=100 \mathrm{k} \Omega$ |  | 0.5 | 1 |  |
| Voltage Divider Temperature Coefficient ${ }^{3}$ | $\left(\Delta \mathrm{V}_{\mathrm{w}} / \mathrm{V}_{\mathrm{W}}\right) / \Delta \mathrm{T} \times 10^{6}$ | Code $=$ half scale |  | $\pm 5$ |  | ppm/ ${ }^{\circ} \mathrm{C}$ |



AD5124/AD5144/AD5144A

| Parameter | Symbol | Test Conditions/Comments | Min | Typ ${ }^{1}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DYNAMIC CHARACTERISTICS ${ }^{9}$ |  |  |  |  |  |  |
| Bandwidth | BW | -3 dB |  |  |  |  |
|  |  | $\mathrm{R}_{A B}=10 \mathrm{k} \Omega$ |  | 3 |  | MHz |
|  |  | $\mathrm{R}_{\text {AB }}=100 \mathrm{k} \Omega$ |  | 0.43 |  | MHz |
| Total Harmonic Distortion | THD | $\begin{aligned} & V_{D D} / V_{S S}= \pm 2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{A}}=1 \mathrm{Vrms}, \\ & \mathrm{~V}_{\mathrm{B}}=0 \mathrm{~V}, \mathrm{f}=1 \mathrm{kHz} \end{aligned}$ |  |  |  |  |
|  |  | $\mathrm{R}_{\mathrm{AB}}=10 \mathrm{k} \Omega$ |  | -80 |  | dB |
|  |  | $\mathrm{R}_{\text {AB }}=100 \mathrm{k} \Omega$ |  | -90 |  | dB |
| Resistor Noise Density | $\mathrm{e}_{\text {N_wb }}$ | $\begin{aligned} & \text { Code }=\text { half scale, } \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \\ & \mathrm{f}=10 \mathrm{kHz} \end{aligned}$ |  |  |  |  |
|  |  | $\mathrm{R}_{A B}=10 \mathrm{k} \Omega$ |  | 7 |  | $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ |
|  |  | $\mathrm{R}_{\text {AB }}=100 \mathrm{k} \Omega$ |  | 20 |  | $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ |
| Vw Settling Time | ts | $V_{A}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{B}}=0 \mathrm{~V}$, from zero scale to full scale, $\pm 0.5$ LSB error band |  |  |  |  |
|  |  | $\mathrm{R}_{\text {AB }}=10 \mathrm{k} \Omega$ |  | 2 |  | $\mu \mathrm{s}$ |
|  |  | $\mathrm{R}_{\text {AB }}=100 \mathrm{k} \Omega$ |  | 12 |  | $\mu \mathrm{s}$ |
| Crosstalk ( $\mathrm{C}_{\mathrm{w}_{1} / \mathrm{C}_{\text {w }} \text { ) }}$ | $C_{T}$ | $\mathrm{R}_{A B}=10 \mathrm{k} \Omega$ |  | 10 |  | nV -sec |
|  |  | $\mathrm{R}_{\text {AB }}=100 \mathrm{k} \Omega$ |  | 25 |  | n - -sec |
| Analog Crosstalk | $\mathrm{C}_{\text {TA }}$ |  |  | -90 |  | dB |
| Endurance ${ }^{10}$ |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 100 | 1 |  | Mcycles |
|  |  |  |  |  |  | kcycles |
| Data Retention ${ }^{11}$ |  |  |  | 50 |  | Years |

${ }^{1}$ Typical values represent average readings at $25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{S S}=0 \mathrm{~V}$, and $\mathrm{V}_{\text {LOGIC }}=5 \mathrm{~V}$.
${ }^{2}$ Resistor integral nonlinearity error ( $\mathrm{R}-\mathrm{INL}$ ) is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper positions. R-DNL measures the relative step change from ideal between successive tap positions. The maximum wiper current is limited to $\left(0.7 \times V_{D D}\right) / R_{A B}$.
${ }^{3}$ Guaranteed by design and characterization, not subject to production test.
${ }^{4} I N L$ and DNL are measured at $V_{W B}$ with the RDAC configured as a potentiometer divider similar to a voltage output DAC. $V_{A}=V_{D D}$ and $V_{B}=0 \mathrm{~V}$. DNL specification limits of $\pm 1$ LSB maximum are guaranteed monotonic operating conditions.
${ }^{5}$ Resistor Terminal A, Resistor Terminal B, and Resistor Terminal W have no limitations on polarity with respect to each other. Dual-supply operation enables ground referenced bipolar signal adjustment.
${ }^{6}$ Different from operating current; supply current for EEPROM program lasts approximately 30 ms .
${ }^{7}$ Different from operating current; supply current for EEPROM read lasts approximately $20 \mu \mathrm{~s}$.
${ }^{8} \mathrm{P}_{\text {DISS }}$ is calculated from (IDD $\left.\times \mathrm{V}_{\text {DD }}\right)+$ (LLoGIC $\left.\times \mathrm{V}_{\text {LOGIC }}\right)$.
${ }^{9}$ All dynamic characteristics use $\mathrm{V}_{\mathrm{DD}} / \mathrm{V}_{S S}= \pm 2.5 \mathrm{~V}$, and $\mathrm{V}_{\text {LOGIC }}=2.5 \mathrm{~V}$.
${ }^{10}$ Endurance is qualified to 100,000 cycles per JEDEC Standard 22 , Method A117 and measured at $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.
${ }^{11}$ Retention lifetime equivalent at junction temperature $\left(\mathrm{T}_{\mathrm{J}}\right)=125^{\circ} \mathrm{C}$ per JEDEC Standard 22 , Method A 117 . Retention lifetime, based on an activation energy of 1 eV, derates with junction temperature in the Flash/EE memory.

## AD5124/AD5144/AD5144A

## INTERFACE TIMING SPECIFICATIONS

$\mathrm{V}_{\text {LOGIC }}=1.8 \mathrm{~V}$ to 5.5 V ; all specifications $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$, unless otherwise noted.
Table 4. SPI Interface

| Parameter ${ }^{1}$ | Test Conditions/Comments | Min | Typ | Max | Unit | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{1}$ | $\mathrm{V}_{\text {LoGIC }}>1.8 \mathrm{~V}$ | 20 |  |  | ns | SCLK cycle time |
|  | $\mathrm{V}_{\text {Logic }}=1.8 \mathrm{~V}$ | 30 |  |  | ns |  |
| $\mathrm{t}_{2}$ | $V_{\text {Logic }}>1.8 \mathrm{~V}$ | 10 |  |  | ns | SCLK high time |
|  | $\mathrm{V}_{\text {LoGIC }}=1.8 \mathrm{~V}$ | 15 |  |  | ns |  |
| $\mathrm{t}_{3}$ | $V_{\text {Logic }}>1.8 \mathrm{~V}$ | 10 |  |  | ns | SCLK low time |
|  | $\mathrm{V}_{\text {LOGIC }}=1.8 \mathrm{~V}$ | 15 |  |  | ns |  |
| $\mathrm{t}_{4}$ |  | 10 |  |  | ns | $\overline{\text { SYNC-to-SCLK falling edge setup time }}$ |
| $\mathrm{t}_{5}$ |  | 5 |  |  | ns | Data setup time |
| $\mathrm{t}_{6}$ |  | 5 |  |  | ns | Data hold time |
| $\mathrm{t}_{7}$ |  | 10 |  |  | ns | $\overline{\text { SYNC }}$ rising edge to next SCLK fall ignored |
| $\mathrm{t}_{8}{ }^{\text {a }}$ |  | 20 |  |  | ns | Minimum $\overline{\text { SYNC }}$ high time |
| $\mathrm{t}_{9}{ }^{3}$ |  |  | 50 |  | ns | SCLK rising edge to SDO valid |
| $\mathrm{t}_{10}$ |  |  |  | 500 | ns | $\overline{\text { SYNC }}$ rising edge to SDO pin disable |

${ }^{1}$ All input signals are specified with $\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=1 \mathrm{~ns} / \mathrm{V}\left(10 \%\right.$ to $90 \%$ of $\left.\mathrm{V}_{\mathrm{DD}}\right)$ and timed from a voltage level of $\left(\mathrm{V}_{\text {IL }}+\mathrm{V}_{\text {IH }}\right) / 2$.
${ }^{2}$ Refer to $\mathrm{t}_{\text {EEPRom_Program }}$ and $\mathrm{t}_{\text {EEPROM_READBACK }}$ for memory commands operations (see Table 6).
${ }^{3} \mathrm{R}_{\text {PULL_UP }}=2.2 \mathrm{k} \Omega$ to $\mathrm{V}_{\text {DD }}$ with a capacitance load of 168 pF .

Table 5. $\mathrm{I}^{2} \mathrm{C}$ Interface

| Parameter ${ }^{1}$ | Test Conditions/Comments | Min | Typ | Max | Unit | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{fscL}^{2}$ | Standard mode |  |  | 100 | kHz | Serial clock frequency |
|  | Fast mode |  |  | 400 | kHz |  |
| $\mathrm{t}_{1}$ | Standard mode | 4.0 |  |  | $\mu \mathrm{s}$ | SCL high time, $\mathrm{t}_{\text {HIGH }}$ |
|  | Fast mode | 0.6 |  |  | $\mu \mathrm{s}$ |  |
| $\mathrm{t}_{2}$ | Standard mode | 4.7 |  |  | $\mu \mathrm{s}$ | SCL low time, tıow |
|  | Fast mode | 1.3 |  |  | $\mu \mathrm{s}$ |  |
| $\mathrm{t}_{3}$ | Standard mode | 250 |  |  | ns | Data setup time, $\mathrm{tsui} \mathrm{Dat}^{\text {a }}$ |
|  | Fast mode | 100 |  |  | ns |  |
| $\mathrm{t}_{4}$ | Standard mode | 0 |  | 3.45 | $\mu \mathrm{s}$ | Data hold time, $\mathrm{t}_{\text {HD; }}$ DAT |
|  | Fast mode | 0 |  | 0.9 | $\mu \mathrm{s}$ |  |
| $\mathrm{t}_{5}$ | Standard mode | 4.7 |  |  | $\mu s$ | Setup time for a repeated start condition, $\mathrm{tsu}_{\text {s }}$ STA |
|  | Fast mode | 0.6 |  |  | $\mu s$ |  |
| $\mathrm{t}_{6}$ | Standard mode | 4 |  |  | $\mu s$ | Hold time (repeated) for a start condition, $\mathrm{thD}_{\text {; STA }}$ |
|  | Fast mode | 0.6 |  |  | $\mu \mathrm{s}$ |  |
| $\mathrm{t}_{7}$ | Standard mode | 4.7 |  |  | $\mu \mathrm{s}$ | Bus free time between a stop and a start condition, $t_{\text {BuF }}$ |
|  | Fast mode | 1.3 |  |  | $\mu \mathrm{s}$ |  |
| $\mathrm{t}_{8}$ | Standard mode | 4 |  |  | $\mu \mathrm{s}$ | Setup time for a stop condition, tsu; sto |
|  | Fast mode | 0.6 |  |  | $\mu \mathrm{s}$ |  |
| $\mathrm{t}_{9}$ | Standard mode |  |  | 1000 | ns | Rise time of SDA signal, trid |
|  | Fast mode | $20+0.1 \mathrm{CL}$ |  | 300 | ns |  |
| $\mathrm{t}_{10}$ | Standard mode |  |  | 300 | ns | Fall time of SDA signal, trDA |
|  | Fast mode | $20+0.1 C_{L}$ |  | 300 | ns |  |
| $\mathrm{t}_{11}$ | Standard mode |  |  | 1000 | ns | Rise time of SCL signal, $\mathrm{t}_{\text {RCL }}$ |
|  | Fast mode | $20+0.1 \mathrm{CL}$ |  | 300 | ns |  |
| $\mathrm{t}_{11 \mathrm{~A}}$ | Standard mode |  |  | 1000 | ns | Rise time of SCL signal after a repeated start condition and after an acknowledge bit, trcu1 (not shown in Figure 5) |
|  | Fast mode | $20+0.1 \mathrm{CL}$ |  | 300 | ns |  |


| Parameter $^{1}$ | Test Conditions/Comments | Min | Typ | Max | Unit | Description |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{t}_{12}$ | Standard mode |  | 300 | ns | Fall time of SCL signal, $\mathrm{t}_{\text {FCL }}$ |  |
|  | Fast mode | $20+0.1 \mathrm{C}_{\mathrm{L}}$ | 300 | ns |  |  |
| $\mathrm{t}_{\mathrm{SP}}{ }^{3}$ | Fast mode | 0 | 50 | ns | Pulse width of suppressed spike |  |

${ }^{1}$ Maximum bus capacitance is limited to 400 pF .
${ }^{2}$ The SDA and SCL timing is measured with the input filters enabled. Switching off the input filters improves the transfer rate; however, it has a negative effect on the EMC behavior of the part.
${ }^{3}$ Input filtering on the SCL and SDA inputs suppresses noise spikes that are less than 50 ns for fast mode.

Table 6. Control Pins

| Parameter | Min | Typ | Max | Unit | Description |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $t_{1}$ | 1 |  |  | $\mu \mathrm{~s}$ | End command to $\overline{\text { LRDAC falling edge }}$ |
| $\mathrm{t}_{2}$ | 50 |  |  | ns | Minimum $\overline{\text { LRDAC low time }}$ |
| $\mathrm{t}_{3}$ | 0.1 |  | 10 | $\mu \mathrm{~s}$ | $\overline{\text { RESET low time }}$ |
| $\mathrm{t}_{\text {EEPROM_PROGRAM }}{ }^{1}$ |  | 15 | 50 | ms | Memory program time (not shown in Figure 8) |
| $\mathrm{t}_{\text {EEPROM_READBACK }}$ |  | 7 | 30 | $\mu \mathrm{~S}$ | Memory readback time (not shown in Figure 8) |
| tPOWER_UP $^{2}$ |  |  | 75 | $\mu \mathrm{~s}$ | Start-up time (not shown in Figure 8) |
| $\mathrm{t}_{\text {RESET }}$ |  | 30 |  | $\mu \mathrm{~s}$ | Reset EEPROM restore time (not shown in Figure 8) |

${ }^{1}$ EEPROM program time depends on the temperature and EEPROM write cycles. Higher timing is expected at lower temperatures and higher write cycles.
${ }^{2}$ Maximum time after $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{SS}}$ is equal to 2.3 V .

## SHIFT REGISTER AND TIMING DIAGRAMS



Figure 5. $I^{2}$ C Serial Interface Timing Diagram (Typical Write Sequence)

## AD5124/AD5144/AD5144A



Figure 6. SPI Serial Interface Timing Diagram, $C P O L=0, C P H A=1$


Figure 7. SPI Serial Interface Timing Diagram, $C P O L=1, C P H A=0$


Figure 8. Control Pins Timing Diagram

## ABSOLUTE MAXIMUM RATINGS

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.
Table 7.

| Parameter | Rating |
| :---: | :---: |
| $V_{\text {DD }}$ to GND | -0.3 V to +7.0 V |
| $\mathrm{V}_{\text {ss }}$ to GND | +0.3 V to -7.0 V |
| $\mathrm{V}_{\text {D }}$ to $\mathrm{V}_{\text {SS }}$ | 7 V |
| $V_{\text {Logic }}$ to GND | $\begin{aligned} & -0.3 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V} \text { or } \\ & +7.0 \mathrm{~V} \text { (whichever is less) } \end{aligned}$ |
| $\mathrm{V}_{\mathrm{A}}, \mathrm{V}_{\mathrm{w}}, \mathrm{V}_{\mathrm{B}}$ to GND | $\mathrm{V}_{S S}-0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| $I_{A}, I_{W}, I_{B}$ |  |
| Pulsed ${ }^{1}$ |  |
| Frequency > 10 kHz |  |
| $\mathrm{R}_{\text {Aw }}=10 \mathrm{k} \Omega$ | $\pm 6 \mathrm{~mA} / \mathrm{d}^{2}$ |
| $\mathrm{R}_{\text {AW }}=100 \mathrm{k} \Omega$ | $\pm 1.5 \mathrm{~mA} / \mathrm{d}^{2}$ |
| Frequency $\leq 10 \mathrm{kHz}$ |  |
| $\mathrm{R}_{\text {Aw }}=10 \mathrm{k} \Omega$ | $\pm 6 \mathrm{~mA} / \sqrt{ } \mathrm{d}^{2}$ |
| $\mathrm{R}_{\mathrm{AW}}=100 \mathrm{k} \Omega$ | $\pm 1.5 \mathrm{~mA} / \sqrt{ } \mathrm{d}^{2}$ |
| Digital Inputs | $\begin{aligned} & -0.3 \mathrm{~V} \text { to } \mathrm{V}_{\text {LoGic }}+0.3 \mathrm{~V} \text { or } \\ & +7 \mathrm{~V} \text { (whichever is less) } \end{aligned}$ |
| Operating Temperature Range, $\mathrm{T}_{\mathrm{A}}{ }^{3}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Maximum Junction Temperature, TJ Maximum | $150^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Reflow Soldering |  |
| Peak Temperature | $260^{\circ} \mathrm{C}$ |
| Time at Peak Temperature | 20 sec to 40 sec |
| Package Power Dissipation | $\left(\mathrm{T}, \max -\mathrm{T}_{\mathrm{A}}\right.$ ) $/ \theta_{\mathrm{JA}}$ |
| ESD ${ }^{4}$ | 4 kV |
| FICDM | 1.5 kV |

[^1]Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## THERMAL RESISTANCE

$\theta_{J A}$ is defined by the JEDEC JESD51 standard, and the value is dependent on the test board and test environment.

Table 8. Thermal Resistance

| Package Type | $\boldsymbol{\theta}_{\mathbf{J A}}$ | $\boldsymbol{\theta}_{\boldsymbol{\prime} \mathbf{c}}$ | Unit |
| :--- | :--- | :--- | :--- |
| 24-Lead LFCSP | $35^{1}$ | 3 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| 20-Lead TSSOP | $143^{1}$ | 45 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

${ }^{1}$ JEDEC 2S2P test board, still air ( $0 \mathrm{~m} / \mathrm{sec}$ airflow).

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



Figure 9. 20-Lead TSSOP, SPI Interface Pin Configuration (AD5124/AD5144)

Table 9. 20-Lead TSSOP, SPI Interface Pin Function Descriptions (AD5124/AD5144)

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 1 | $\overline{\text { SYNC }}$ | Synchronization Data Input, Active Low. When $\overline{\text { SYNC }}$ returns high, data is loaded into the input shift register. |
| 2 | GND | Ground Pin, Logic Ground Reference. |
| 3 | A1 | Terminal A of RDAC1. $\mathrm{V}_{S S} \leq \mathrm{V}_{\mathrm{A}} \leq \mathrm{V}_{\mathrm{DD}}$. |
| 4 | W1 | Wiper Terminal of RDAC1. $\mathrm{V}_{\text {SS }} \leq \mathrm{V}_{\mathrm{w}} \leq \mathrm{V}_{\mathrm{DD}}$. |
| 5 | B1 | Terminal B of RDAC1. $\mathrm{V}_{S S} \leq \mathrm{V}_{B} \leq \mathrm{V}_{\mathrm{DD}}$. |
| 6 | A3 | Terminal A of RDAC3. $\mathrm{V}_{S S} \leq \mathrm{V}_{\mathrm{A}} \leq \mathrm{V}_{\text {DD }}$. |
| 7 | W3 | Wiper Terminal of RDAC3. $\mathrm{V}_{S S} \leq \mathrm{V}_{\mathrm{W}} \leq \mathrm{V}_{\mathrm{DD}}$. |
| 8 | B3 | Terminal B of RDAC3. $\mathrm{V}_{S S} \leq \mathrm{V}_{\mathrm{B}} \leq \mathrm{V}_{\mathrm{DD}}$. |
| 9 | $\mathrm{V}_{\text {SS }}$ | Negative Power Supply. Decouple this pin with $0.1 \mu \mathrm{~F}$ ceramic capacitors and $10 \mu \mathrm{~F}$ capacitors. |
| 10 | A2 | Terminal A of RDAC2. $\mathrm{V}_{S S} \leq \mathrm{V}_{\mathrm{A}} \leq \mathrm{V}_{\mathrm{DD}}$. |
| 11 | W2 | Wiper Terminal of RDAC2. $\mathrm{V}_{S S} \leq \mathrm{V}_{\mathrm{w}} \leq \mathrm{V}_{\mathrm{DD}}$. |
| 12 | B2 | Terminal B of RDAC2. $\mathrm{V}_{S S} \leq \mathrm{V}_{B} \leq \mathrm{V}_{\text {DD }}$. |
| 13 | A4 | Terminal A of RDAC4. $\mathrm{V}_{S S} \leq \mathrm{V}_{\mathrm{A}} \leq \mathrm{V}_{\mathrm{DD}}$. |
| 14 | W4 | Wiper Terminal of RDAC4. $\mathrm{V}_{S S} \leq \mathrm{V}_{\mathrm{W}} \leq \mathrm{V}_{\mathrm{DD}}$. |
| 15 | B4 | Terminal B of RDAC4. $\mathrm{V}_{S S} \leq \mathrm{V}_{B} \leq \mathrm{V}_{\mathrm{DD}}$. |
| 16 | $V_{\text {DD }}$ | Positive Power Supply. Decouple this pin with $0.1 \mu \mathrm{~F}$ ceramic capacitors and $10 \mu \mathrm{~F}$ capacitors. |
| 17 | $\mathrm{V}_{\text {LOGIC }}$ | Logic Power Supply; 1.8 V to $\mathrm{V}_{\mathrm{DD}}$. Decouple this pin with $0.1 \mu \mathrm{~F}$ ceramic capacitors and $10 \mu \mathrm{~F}$ capacitors. |
| 18 | SCLK | Serial Clock Line. Data is clocked in at the logic low transition. |
| 19 | SDI | Serial Data Input. |
| 20 | SDO | Serial Data Output. This is an open-drain output pin, and it needs an external pull-up resistor. |



Figure 10. 20-Lead TSSOP, I ${ }^{2}$ C Interface Pin Configuration (AD5144A)

Table 10. 20-Lead TSSOP, I²C Interface Pin Function Descriptions (AD5144A)

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 1 | $\overline{\text { RESET }}$ | Hardware Reset Pin. Refresh the RDAC registers from EEPROM. $\overline{\text { RESET }}$ is activated at the logic low. If this pin is not used, tie $\overline{\text { RESET }}$ to V Logic. |
| 2 | GND | Ground Pin, Logic Ground Reference. |
| 3 | A1 | Terminal A of RDAC1. $\mathrm{V}_{S S} \leq \mathrm{V}_{\mathrm{A}} \leq \mathrm{V}_{\mathrm{DD}}$. |
| 4 | W1 | Wiper Terminal of RDAC1. $\mathrm{V}_{\mathrm{SS}} \leq \mathrm{V}_{\mathrm{w}} \leq \mathrm{V}_{\mathrm{DD}}$. |
| 5 | B1 | Terminal B of RDAC1. $\mathrm{V}_{\mathrm{SS}} \leq \mathrm{V}_{\mathrm{B}} \leq \mathrm{V}_{\mathrm{DD}}$. |
| 6 | A3 | Terminal A of RDAC3. $\mathrm{V}_{\mathrm{SS}} \leq \mathrm{V}_{\mathrm{A}} \leq \mathrm{V}_{\mathrm{DD}}$. |
| 7 | W3 | Wiper Terminal of RDAC3. $\mathrm{V}_{\mathrm{SS}} \leq \mathrm{V}_{\mathrm{w}} \leq \mathrm{V}_{\mathrm{DD}}$. |
| 8 | B3 | Terminal B of RDAC3. $\mathrm{V}_{S S} \leq \mathrm{V}_{\mathrm{B}} \leq \mathrm{V}_{\mathrm{DD}}$. |
| 9 | Vss | Negative Power Supply. Decouple this pin with $0.1 \mu \mathrm{~F}$ ceramic capacitors and $10 \mu \mathrm{~F}$ capacitors. |
| 10 | A2 | Terminal A of RDAC2. $\mathrm{V}_{S S} \leq \mathrm{V}_{\mathrm{A}} \leq \mathrm{V}_{\mathrm{DD}}$. |
| 11 | W2 | Wiper Terminal of RDAC2. $\mathrm{V}_{S S} \leq \mathrm{V}_{\mathrm{W}} \leq \mathrm{V}_{\mathrm{DD}}$. |
| 12 | B2 | Terminal B of RDAC2. $\mathrm{V}_{S S} \leq \mathrm{V}_{\mathrm{B}} \leq \mathrm{V}_{\mathrm{DD}}$. |
| 13 | A4 | Terminal A of RDAC4. $\mathrm{V}_{S S} \leq \mathrm{V}_{\mathrm{A}} \leq \mathrm{V}_{\mathrm{DD}}$. |
| 14 | W4 | Wiper Terminal of RDAC4. $\mathrm{V}_{S S} \leq \mathrm{V}_{\mathrm{W}} \leq \mathrm{V}_{\mathrm{DD}}$. |
| 15 | B4 | Terminal B of RDAC4. $\mathrm{V}_{S S} \leq \mathrm{V}_{\mathrm{B}} \leq \mathrm{V}_{\mathrm{DD}}$. |
| 16 | VDD | Positive Power Supply. Decouple this pin with $0.1 \mu \mathrm{~F}$ ceramic capacitors and $10 \mu \mathrm{~F}$ capacitors. |
| 17 | V Logic | Logic Power Supply; 1.8 V to $\mathrm{V}_{\text {DD }}$. Decouple this pin with $0.1 \mu \mathrm{~F}$ ceramic capacitors and $10 \mu \mathrm{~F}$ capacitors. |
| 18 | SCL | Serial Clock Line. Data is clocked in at the logic low transition. |
| 19 | SDA | Serial Data Input/Output. |
| 20 | ADDR | Programmable Address for Multiple Package Decoding. |



Figure 11. 24-Lead LFCSP Pin Configuration (AD5124/AD5144)

Table 11. 24-Lead LFCSP Pin Function Descriptions (AD5124/AD5144)

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 1 | GND | Ground Pin, Logic Ground Reference. |
| 2 | A1 | Terminal A of RDAC1. $\mathrm{V}_{\mathrm{SS}} \leq \mathrm{V}_{\mathrm{A}} \leq \mathrm{V}_{\mathrm{DD}}$. |
| 3 | W1 | Wiper Terminal of RDAC1. $\mathrm{V}_{S S} \leq \mathrm{V}_{\mathrm{W}} \leq \mathrm{V}_{\mathrm{DD}}$. |
| 4 | B1 | Terminal B of RDAC1. $\mathrm{V}_{S S} \leq \mathrm{V}_{\mathrm{B}} \leq \mathrm{V}_{\mathrm{DD}}$. |
| 5 | A3 | Terminal A of RDAC3. $\mathrm{V}_{S S} \leq \mathrm{V}_{\mathrm{A}} \leq \mathrm{V}_{\mathrm{DD}}$. |
| 6 | W3 | Wiper Terminal of RDAC3. $\mathrm{V}_{\text {SS }} \leq \mathrm{V}_{\mathrm{w}} \leq \mathrm{V}_{\mathrm{DD}}$. |
| 7 | B3 | Terminal B of RDAC3. $\mathrm{V}_{\text {SS }} \leq \mathrm{V}_{\mathrm{B}} \leq \mathrm{V}_{\mathrm{DD}}$. |
| 8 | Vss | Negative Power Supply. Decouple this pin with $0.1 \mu \mathrm{~F}$ ceramic capacitors and $10 \mu \mathrm{~F}$ capacitors. |
| 9 | A2 | Terminal A of RDAC2. $\mathrm{V}_{\text {SS }} \leq \mathrm{V}_{\mathrm{A}} \leq \mathrm{V}_{\text {DD }}$. |
| 10 | W2 | Wiper Terminal of RDAC2. $\mathrm{V}_{\text {SS }} \leq \mathrm{V}_{\mathrm{W}} \leq \mathrm{V}_{\mathrm{DD}}$. |
| 11 | B2 | Terminal B of RDAC2. $\mathrm{V}_{S S} \leq \mathrm{V}_{\mathrm{B}} \leq \mathrm{V}_{\mathrm{DD}}$. |
| 12 | A4 | Terminal A of RDAC4. $\mathrm{V}_{S S} \leq \mathrm{V}_{\mathrm{A}} \leq \mathrm{V}_{\mathrm{DD}}$. |
| 13 | W4 | Wiper Terminal of RDAC4. $\mathrm{V}_{\text {SS }} \leq \mathrm{V}_{\mathrm{W}} \leq \mathrm{V}_{\mathrm{DD}}$. |
| 14 | B4 | Terminal B of RDAC4. $\mathrm{V}_{S S} \leq \mathrm{V}_{\mathrm{B}} \leq \mathrm{V}_{\mathrm{DD}}$. |
| 15 | $V_{\text {DD }}$ | Positive Power Supply. Decouple this pin with $0.1 \mu \mathrm{~F}$ ceramic capacitors and $10 \mu \mathrm{~F}$ capacitors. |
| 16 | $V_{\text {Logic }}$ | Logic Power Supply; 1.8 V to $\mathrm{V}_{\text {DD }}$. Decouple this pin with $0.1 \mu \mathrm{~F}$ ceramic capacitors and $10 \mu \mathrm{~F}$ capacitors. |
| 17 | SCL/SCLK | $1^{2} \mathrm{C}$ Serial Clock Line (SCL). Data is clocked in at the logic low transition. SPI Serial Clock Line (SCLK). Data is clocked in at the logic low transition. |
| 18 | DIS | Digital Interface Select (SPI/I ${ }^{2} \mathrm{C}$ Select). SPI when DIS $=0(G N D)$, and $I^{2} \mathrm{C}$ when DIS $=1\left(\mathrm{~V}_{\text {LoGIC }}\right)$. This pin cannot be left floating. |
| 19 | SDA/SDI | Serial Data Input/Output (SDA), When DIS $=1$. Serial Data Input (SDI), When DIS $=0$. |
| 20 | $\overline{W P}$ | Optional Write Protect. This pin prevents any changes to the present RDAC and EEPROM content, except when reloading the content of the EEPROM into the RDAC register. $\overline{W P}$ is activated at logic low. If this pin is not used, tie $\overline{\mathrm{WP}}$ to $\mathrm{V}_{\text {Logic }}$. |
| 21 | ADDR1/SDO | Programmable Address (ADDR1) for Multiple Package Decoding, When DIS $=1$. <br> Serial Data Output (SDO). Open-drain output, needs an external pull-up resistor, when DIS $=0$. |
| 22 | ADDRO/SYNC | Programmable Address (ADDRO) for Multiple Package Decoding, When DIS $=1$. <br> Synchronization Data Input, When DIS $=0$. This pin is active low. When $\overline{\text { SYNC }}$ returns high, data is loaded into the input shift register. |
| 23 | $\overline{\text { LRDAC }}$ | Load RDAC. Transfers the contents of the input registers to their respective RDAC registers when their associated input registers were previously loaded using Command 2 (see Table 20). This allows simultaneous update of all RDAC registers. $\overline{\text { LRDAC }}$ is activated at the high-to-low transition. If not used, tie $\overline{\text { LRDAC }}$ to $\mathrm{V}_{\text {Locic }}$. |
| 24 | $\overline{\text { RESET }}$ | Hardware Reset Pin. Refresh the RDAC registers from EEPROM. $\overline{\text { RESET }}$ is activated at the logic low. If not used, tie $\overline{R E S E T}$ to V Logic. |
|  | EPAD | Internally Connect the Exposed Pad to $\mathrm{V}_{\text {ss }}$. |

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 12. R-INL vs. Code (AD5144/AD5144A)


Figure 13. R-INL vs. Code (AD5124)


Figure 14. INL vs. Code (AD5144/AD5144A)


Figure 15. R-DNL vs. Code (AD5144/AD5144A)


Figure 16. R-DNL vs. Code (AD5124)


Figure 17. DNL vs. Code (AD5144/AD5144A)


Figure 18. INL vs. Code (AD5124)


Figure 19. Potentiometer Mode Temperature Coefficient $\left(\left(\Delta V_{w} / V_{w}\right) / \Delta T \times 10^{6}\right)$ vs. Code


Figure 20. Supply Current vs. Temperature


Figure 21. DNL vs. Code (AD5124)


Figure 22. Rheostat Mode Temperature Coefficient $\left(\left(\Delta R_{w B} / R_{w B}\right) / \Delta T \times 10^{6}\right)$ vs. Code


Figure 23. Loogic Current vs. Digital Input Voltage


Figure 24. $10 \mathrm{k} \Omega$ Gain vs. Frequency vs. Code


Figure 25. Total Harmonic Distortion Plus Noise $(T H D+N)$ vs. Frequency


Figure 26. Normalized Phase Flatness vs. Frequency, $R_{A B}=10 \mathrm{k} \Omega$


Figure $27.100 \mathrm{k} \Omega$ Gain vs. Frequency vs. Code


Figure 28. Total Harmonic Distortion Plus Noise (THD + N) vs. Amplitude


Figure 29. Normalized Phase Flatness vs. Frequency, $R_{A B}=100 \mathrm{k} \Omega$


Figure 30. Incremental Wiper On Resistance vs. Positive Power Supply (VDD)


Figure 31. Maximum Bandwidth vs. Code vs. Net Capacitance


Figure 32. Maximum Transition Glitch


Figure 33. Resistor Lifetime Drift


Figure 34. Power Supply Rejection Ratio (PSRR) vs. Frequency


Figure 35. Digital Feedthrough


Figure 36. Shutdown Isolation vs. Frequency


Figure 37. Theoretical Maximum Current vs. Code

## TEST CIRCUITS

Figure 38 to Figure 42 define the test conditions used in the Specifications section.


Figure 38. Resistor Integral Nonlinearity Error (Rheostat Operation; R-INL, R-DNL)


Figure 39. Potentiometer Divider Nonlinearity Error (INL, DNL)


Figure 40. Wiper Resistance

## THEORY OF OPERATION

The AD5124/AD5144/AD5144A digital programmable potentiometers are designed to operate as true variable resistors for analog signals within the terminal voltage range of $\mathrm{V}_{\text {SS }}<\mathrm{V}_{\text {TERM }}<$ $\mathrm{V}_{\mathrm{DD}}$. The resistor wiper position is determined by the RDAC register contents. The RDAC register acts as a scratchpad register that allows unlimited changes of resistance settings. A secondary register (the input register) can be used to preload the RDAC register data.
The RDAC register can be programmed with any position setting using the $\mathrm{I}^{2} \mathrm{C}$ or SPI interface (depending on the model). When a desirable wiper position is found, this value can be stored in the EEPROM memory. Thereafter, the wiper position is always restored to that position for subsequent power-ups. The storing of the EEPROM data takes approximately 15 ms ; during this time, the device is locked and does not acknowledge any new command, preventing any changes from taking place.

## RDAC REGISTER AND EEPROM

The RDAC register directly controls the position of the digital potentiometer wiper. For example, when the RDAC register is loaded with 0x80 (AD5144/AD5144A, 256 taps), the wiper is connected to half scale of the variable resistor. The RDAC register is a standard logic register; there is no restriction on the number of changes allowed.
It is possible to both write to and read from the RDAC register using the digital interface (see Table 14).

The contents of the RDAC register can be stored to the EEPROM using Command 9 (see Table 14). Thereafter, the RDAC register always sets at that position for any future on-off-on power supply sequence. It is possible to read back data saved into the EEPROM with Command 3 (see Table 14).
Alternatively, the EEPROM can be written to independently using Command 11 (see Table 20).

## INPUT SHIFT REGISTER

For the AD5124/AD5144/AD5144A, the input shift register is 16 bits wide, as shown in Figure 4. The 16-bit word consists of four control bits, followed by four address bits and by eight data bits.

If the AD5124 RDAC or EEPROM registers are read from or written to, the lowest data bit (Bit 0) is ignored.
Data is loaded MSB first (Bit 15). The four control bits determine the function of the software command, as listed in Table 14 and Table 20.

## SERIAL DATA DIGITAL INTERFACE SELECTION, DIS

The AD5124/AD5144 LFSCP provides the flexibility of a selectable interface. When the digital interface select (DIS) pin is tied low, the SPI mode is engaged. When the DIS pin is tied high, the $\mathrm{I}^{2} \mathrm{C}$ mode is engaged.

## SPI SERIAL DATA INTERFACE

The AD5124/AD5144 contain a 4-wire, SPI-compatible digital interface (SDI, $\overline{\text { SYNC, SDO, and SCLK). The write sequence }}$ begins by bringing the $\overline{\mathrm{SYNC}}$ line low. The $\overline{\mathrm{SYNC}}$ pin must be held low until the complete data-word is loaded from the SDI pin. Data is loaded in at the SCLK falling edge transition, as shown in Figure 6. When SYNC returns high, the serial dataword is decoded according to the instructions in Table 20.
To minimize power consumption in the digital input buffers when the part is enabled, operate all serial interface pins close to the $V_{\text {LOGIC }}$ supply rails.

## $\overline{\text { SYNC }}$ Interruption

In a standalone write sequence for the AD5124/AD5144, the $\overline{S Y N C}$ line is kept low for 16 falling edges of SCLK, and the instruction is decoded when $\overline{\text { SYNC }}$ is pulled high. However, if the $\overline{\text { SYNC }}$ line is kept low for less than 16 falling edges of SCLK, the input shift register content is ignored, and the write sequence is considered invalid.

## SDO Pin

The serial data output pin (SDO) serves two purposes: to read back the contents of the control, EEPROM, RDAC, and input registers using Command 3 (see Table 14 and Table 20), and to connect the AD5124/AD5144 in daisy-chain mode.
The SDO pin contains an internal open-drain output that needs an external pull-up resistor. The SDO pin is enabled when $\overline{\text { SYNC }}$ is pulled low, and the data is clocked out of SDO on the rising edge of SCLK, as shown in Figure 6 and Figure 7.

## Daisy-Chain Connection

Daisy chaining minimizes the number of port pins required from the controlling IC. As shown in Figure 43, the SDO pin of one package must be tied to the SDI pin of the next package. The clock period may need to be increased because of the propagation delay of the line between subsequent devices. When two AD5124/ AD5144 devices are daisy chained, 32 bits of data are required. The first 16 bits are assigned to U 2 , and the second 16 bits are assigned to U1, as shown in Figure 44. Keep the SYNC pin low until all 32 bits are clocked into their respective serial registers. The $\overline{\mathrm{SYNC}}$ pin is then pulled high to complete the operation.

To prevent data from mislocking (for example, due to noise) the part includes an internal counter, if the SCLK falling edges count is not a multiple of 8 , the part ignores the command. A valid clock count is $16,24,32,40$, and so on. The counter resets when $\overline{\text { SYNC }}$ returns high.


Figure 43. Daisy-Chain Configuration


INPUT WORD FOR U2 INPUT WORD FOR U1


Figure 44. Daisy-Chain Diagram

## $I^{2} C$ SERIAL DATA INTERFACE

The AD5144/AD5144A have 2-wire, $\mathrm{I}^{2} \mathrm{C}$-compatible serial interfaces. These devices can be connected to an $\mathrm{I}^{2} \mathrm{C}$ bus as a slave device, under the control of a master device. See Figure 5 for a timing diagram of a typical write sequence.

The AD5144/AD5144A support standard ( 100 kHz ) and fast ( 400 kHz ) data transfer modes. Support is not provided for 10 -bit addressing and general call addressing.
The 2-wire serial bus protocol operates as follows:

1. The master initiates a data transfer by establishing a start condition, which is when a high-to-low transition on the SDA line occurs while SCL is high. The following byte is the address byte, which consists of the 7-bit slave address and an $\mathrm{R} / \overline{\mathrm{W}}$ bit. The slave device corresponding to the transmitted address responds by pulling SDA low during the ninth clock pulse (this is called the acknowledge bit). At this stage, all other devices on the bus remain idle while the selected device waits for data to be written to, or read from, its shift register.
If the $\mathrm{R} / \overline{\mathrm{W}}$ bit is set high, the master reads from the slave device. However, if the $\mathrm{R} / \overline{\mathrm{W}}$ bit is set low, the master writes to the slave device.
2. Data is transmitted over the serial bus in sequences of nine clock pulses (eight data bits followed by an acknowledge bit). The transitions on the SDA line must occur during the low period of SCL and remain stable during the high period of SCL.
3. When all data bits have been read from or written to, a stop condition is established. In write mode, the master pulls the SDA line high during the tenth clock pulse to establish a stop condition. In read mode, the master issues a no acknowledge for the ninth clock pulse (that is, the SDA line remains high). The master then brings the SDA line low before the tenth clock pulse, and then high again during the tenth clock pulse to establish a stop condition.

## $1^{2}$ C ADDRESS

The AD5144/AD5144A each have two different device address options available (see Table 12 and Table 13).

Table 12. 20-Lead TSSOP Device Address Selection

| ADDR | 7-Bit I ${ }^{2}$ C Device Address |
| :--- | :--- |
| V $_{\text {LOGIC }}$ | 0101000 |
| No connect ${ }^{1}$ | 0101010 |
| GND | 0101011 |

${ }^{1}$ Not available in bipolar mode $\left(\mathrm{V}_{s s}<0 \mathrm{~V}\right)$ or in low voltage mode $\left(\mathrm{V}_{\text {LOGIC }}=1.8 \mathrm{~V}\right)$.
Table 13. 24-Lead LFCSP Device Address Selection

| ADDRO Pin | ADDR1 Pin | 7-Bit ${ }^{2} \mathrm{C}$ Device Address |
| :---: | :---: | :---: |
| $V_{\text {LoGic }}$ | $V_{\text {Logic }}$ | 0100000 |
| No connect ${ }^{1}$ | $V_{\text {LoGIc }}$ | 0100010 |
| GND | $V_{\text {Logic }}$ | 0100011 |
| $V_{\text {LoGIC }}$ | No connect ${ }^{1}$ | 0101000 |
| No connect ${ }^{1}$ | No connect ${ }^{1}$ | 0101010 |
| GND | No connect ${ }^{1}$ | 0101011 |
| $V_{\text {LoGic }}$ | GND | 0101100 |
| No connect ${ }^{1}$ | GND | 0101110 |
| GND | GND | 0101111 |

${ }^{1}$ Not available in bipolar mode $\left(\mathrm{V}_{5 S}<0 \mathrm{~V}\right)$ or in low voltage mode $\left(\mathrm{V}_{\text {LOGIC }}=1.8 \mathrm{~V}\right)$.


[^0]:    ${ }^{1}$ Two potentiometers and two rheostats.

[^1]:    ${ }^{1}$ Maximum terminal current is bounded by the maximum current handling of the switches, maximum power dissipation of the package, and maximum applied voltage across any two of the $A, B$, and $W$ terminals at a given resistance.
    ${ }^{2} \mathrm{~d}=$ pulse duty factor.
    ${ }^{3}$ Includes programming of EEPROM memory.
    ${ }^{4}$ Human body model (HBM) classification.

