



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





# Single Channel, 12-/16-Bit, Serial Input, Current Source and Voltage Output DACs, HART Connectivity

Data Sheet

**AD5412/AD5422**

## FEATURES

- 12-/16-bit resolution and monotonicity
- Current output ranges: 4 mA to 20 mA, 0 mA to 20 mA, or 0 mA to 24 mA
- ±0.01% FSR typical total unadjusted error (TUE)
- ±3 ppm FSR/°C output drift
- Voltage output ranges: 0 V to 5 V, 0 V to 10 V, ±5 V, or ±10 V
- 10% overrange
- ±0.01% FSR typical TUE
- ±2 ppm FSR/°C output drift
- Flexible serial digital interface
- On-chip output fault detection
- On-chip reference: 10 ppm/°C maximum
- Optional regulated DV<sub>CC</sub> output
- Asynchronous clear function
- Power supply range
  - AV<sub>DD</sub>: 10.8 V to 40 V
  - AV<sub>SS</sub>: -26.4 V to -3 V/0 V
- Current loop compliance voltage: AV<sub>DD</sub> - 2.5 V
- Temperature range: -40°C to +105°C
- TSSOP and LFCSP packages

## APPLICATIONS

- Process controls
- Actuator controls
- PLC
- HART network connectivity (LFCSP package only)

## GENERAL DESCRIPTION

The AD5412/AD5422 are low cost, precision, fully integrated 12-/16-bit digital-to-analog converters (DAC) offering a programmable current source and programmable voltage output designed to meet the requirements of industrial process control applications.

The output current range is programmable at 4 mA to 20 mA, 0 mA to 20 mA, or an overrange function of 0 mA to 24 mA.

The LFCSP version of this product has a CAP2 pin so that the HART signals can be coupled onto the current output of the AD5412/AD5422.

Voltage output is provided from a separate pin that can be configured to provide 0 V to 5 V, 0 V to 10 V, ±5 V, or ±10 V output ranges; an overrange of 10% is available on all ranges.

Analog outputs are short and open-circuit protected and can drive capacitive loads of 1 μF.

The device operates with an AV<sub>DD</sub> power supply range from 10.8 V to 40 V. Current loop compliance voltage is 0 V to AV<sub>DD</sub> - 2.5 V.

The flexible serial interface is SPI- and MICROWIRE™-compatible and can be operated in 3-wire mode to minimize the digital isolation required in isolated applications.

The device also includes a power-on-reset function, ensuring that the device powers up in a known state. The part also includes an asynchronous clear pin (CLEAR) that sets the outputs to zero-scale/midscale voltage output or the low end of the selected current range.

The total output error is typically ±0.01% in current mode and ±0.01% in voltage mode.

Table 1. Pin-Compatible Devices

Part No.	Description
AD5410	Single channel, 12-bit, serial input current source DAC
AD5420	Single channel, 16-bit, serial input current source DAC

## COMPANION PRODUCTS

HART Modem: **AD5700, AD5700-1**

Rev. N

[Document Feedback](#)

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.  
Tel: 781.329.4700 ©2009–2017 Analog Devices, Inc. All rights reserved.  
[Technical Support](#) [www.analog.com](http://www.analog.com)

## TABLE OF CONTENTS

Features .....	1	Fault Alert.....	35
Applications.....	1	Voltage Output Short Circuit Protection .....	35
General Description .....	1	Voltage Output Overrange .....	35
Companion Products .....	1	Voltage Output Force-Sense .....	35
Revision History .....	3	Asynchronous Clear (CLEAR) .....	35
Functional Block Diagram .....	4	Internal Reference .....	35
Specifications.....	5	External Current Setting Resistor .....	35
AC Performance Characteristics .....	10	Digital Power Supply.....	36
Timing Characteristics .....	10	External Boost Function.....	36
Absolute Maximum Ratings.....	13	External Compensation Capacitor.....	36
ESD Caution.....	13	HART Communication.....	36
Pin Configurations and Function Descriptions .....	14	Digital Slew Rate Control.....	36
Typical Performance Characteristics .....	16	I <sub>OUT</sub> Filtering Capacitors (LFCSP Package).....	37
General.....	16	Applications Information .....	39
Voltage Output.....	18	Voltage and Current Output Ranges on the Same Terminal	39
Current Output.....	23	Driving Inductive Loads.....	39
Terminology .....	27	Transient Voltage Protection .....	39
Theory of Operation .....	29	Galvanically Isolated Interface .....	39
Architecture.....	29	Microprocessor Interfacing.....	39
Serial Interface .....	30	Layout Guidelines.....	40
Power-On State .....	31	Thermal and Supply Considerations .....	40
Data Register .....	33	Industrial Analog Output Module.....	41
Control Register.....	33	Industrial HART Capable Analog Output Application .....	41
Reset Register.....	34	Outline Dimensions .....	43
Status Register .....	34	Ordering Guide .....	44
AD5412/AD5422 Features .....	35		

**REVISION HISTORY****3/2017—Rev. M to Rev. N**

Changed CP-40-9 to CP-40-10.....	Throughout
Changes to Table 6 .....	13
Changes to Figure 85 .....	43
Updated Outline Dimensions.....	43
Changes to Ordering Guide.....	44

**7/2016—Rev. L to Rev. M**

Changed $-40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ to $-40^{\circ}\text{C}$ to $+105^{\circ}\text{C}$ and CP-40-1 to CP-40-9 .....	Throughout
Changes to Table 2 .....	5
Added Table 3; Renumbered Sequentially .....	9
Changes to Figure 6.....	14
Changes to Thermal and Supply Conditions Section .....	40
Updated Outline Dimensions.....	43
Changes to Ordering Guide.....	44

**7/2015—Rev. K to Rev. L**

Change to $I_{\text{OUT}}$ to GND Parameter, Table 5 .....	11
Change to Voltage and Current Output Ranges on the Same Terminal Section .....	37

**3/2015—Rev. J to Rev. K**

Changes to Table 4 .....	9
Changes to Table 6 .....	13
Changes to Power-On State Section .....	29

**10/2014—Rev. I to Rev. J**

Changes to Power-On State Section .....	29
Changes to Table 25 .....	39

**10/2013—Rev. H to Rev. I**

Added Figure 34 and Figure 35; Renumbered Sequentially.....	18
Changes to Figure 78 .....	37
Changes to Industrial Analog Output Module Section .....	39
Changes to Industrial HART Capable Analog Output Application Section.....	39

**6/2013—Rev. G to Rev. H**

Change to REFOUT Pin, Table 6 .....	12
Changes to Voltage and Current Output Ranges on the Same Terminal Section and Figure 75 .....	36

**3/2013—Rev. F to Rev. G**

Changed TSSOP_EP $\theta_{\text{JA}}$ from $42^{\circ}\text{C}/\text{W}$ to $35^{\circ}\text{C}/\text{W}$ , Changed LFCSP $\theta_{\text{JA}}$ from $28^{\circ}\text{C}/\text{W}$ to $33^{\circ}\text{C}/\text{W}$ , and Added Endnote 2.....	11
Added Figure 67 .....	30
Changes to REXT Description; Table 15.....	31
Changes to Table 21 .....	33
Changes to Thermal and Supply Considerations Section .....	38
Changes to Table 25 .....	39

**7/2012—Rev. E to Rev. F**

Updated Outline Dimensions.....	40
Changes to Ordering Guide.....	40

**5/2012—Rev. D to Rev. E**

Reorganized Layout .....	Universal
Changes to Product Title.....	1
Changes to Features Section, Applications Section, and General Description Section; Added Companion Products Section.....	1
Changes to Figure 1 .....	3
Change to Offset Error Temperature Coefficient (TC) Parameter, Table 1 .....	4
Changes to Table 6 .....	12
Changes to Power-On State Section .....	29
Added HART Communication Section and Figure 68, Renumbered Sequentially .....	33
Added Voltage and Current Output Ranges on the Same Terminal Section and Figure 74 .....	36
Added Industrial HART Capable Analog Output Application Section .....	38
Added Figure 79 .....	39

**11/2011—Rev. C to Rev. D**

Changes to Table 15 .....	29
---------------------------	----

**3/2010—Rev. B to Rev. C**

Changes to AVSS to GND Parameter in Table 5.....	10
--	----

**2/2010—Rev. A to Rev. B**

Changes to Thermal and Supply Considerations Section and Table 25.....	36
--	----


**8/2009—Rev. 0 to Rev. A**

Changes to Table 2 .....	4
Changes to Table 3 .....	7
Changes to Introduction to Table 4.....	8
Changes to Introduction to Table 5 and to Table 5 .....	10
Changes to Pin Configurations and Function Descriptions Section, Added Figure 6, Renumbered Subsequent Figures .....	11
Changes to Theory of Operation Section .....	26
Changes to Architecture Section.....	26
Changes to AD5412/AD5422 Features Section .....	31
Added $I_{\text{OUT}}$ Filtering Capacitors (LFCSP Package) Section, Including Figure 69 to Figure 72 and Table 24.....	33
Changes to Thermal and Supply Considerations Section .....	36
Updated Outline Dimensions.....	38
Changes to Ordering Guide.....	39

**5/2009—Revision 0: Initial Version**



FUNCTIONAL BLOCK DIAGRAM



\*PINS ONLY ON LFCSP OPTION.

Figure 1.

## SPECIFICATIONS

$AV_{DD} = 10.8\text{ V to }26.4\text{ V}$ ,  $AV_{SS} = -26.4\text{ V to }-3\text{ V/0 V}$ ,  $AV_{DD} + |AV_{SS}| < 52.8\text{ V}$ ,  $GND = 0\text{ V}$ ,  $REFIN = 5\text{ V external}$ ;  $DV_{CC} = 2.7\text{ V to }5.5\text{ V}$ .  
 $V_{OUT}$ :  $R_{LOAD} = 1\text{ k}\Omega$ ,  $C_L = 200\text{ pF}$ ,  $I_{OUT}: R_{LOAD} = 350\ \Omega$ ; all specifications  $T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.

**Table 2.**

Parameter <sup>1</sup>	Min	Typ	Max	Unit	Test Conditions/Comments
<b>VOLTAGE OUTPUT</b>					
Output Voltage Ranges	0		5	V	
	0		10	V	
	-5		+5	V	
	-10		+10	V	
Accuracy					Output unloaded
Resolution	16			Bits	<a href="#">AD5422</a>
	12			Bits	<a href="#">AD5412</a>
Total Unadjusted Error (TUE)					
B Version	-0.1		+0.1	% FSR	
	-0.05	$\pm 0.01$	+0.05	% FSR	$T_A = 25^\circ\text{C}$
A Version	-0.3		+0.3	% FSR	$T_A = -40^\circ\text{C to }+85^\circ\text{C}$
	-0.1	$\pm 0.05$	+0.1	% FSR	$T_A = 25^\circ\text{C}$
Relative Accuracy (INL) <sup>2</sup>	-0.008		+0.008	% FSR	<a href="#">AD5422</a>
	-0.032		+0.032	% FSR	<a href="#">AD5412</a>
Differential Nonlinearity (DNL)	-1		+1	LSB	$T_A = -40^\circ\text{C to }+85^\circ\text{C}$ , guaranteed monotonic
	-1		+1.3	LSB	Guaranteed monotonic
Bipolar Zero Error	-6		+6	mV	$T_A = -40^\circ\text{C to }+85^\circ\text{C}$ , bipolar output range
	-9		+9	mV	Bipolar output range
	-1.5	$\pm 0.2$	+1.5	mV	$T_A = 25^\circ\text{C}$ , bipolar output range
Bipolar Zero Error Temperature Coefficient (TC) <sup>3</sup>		$\pm 3$		ppm FSR/ $^\circ\text{C}$	Bipolar output range
Zero-Scale Error	-5		+5	mV	$T_A = -40^\circ\text{C to }+85^\circ\text{C}$
	-8		+8	mV	
	-3.5	$\pm 0.3$	+3.5	mV	$T_A = 25^\circ\text{C}$
Zero-Scale Error TC <sup>3</sup>		$\pm 2$		ppm FSR/ $^\circ\text{C}$	
Offset Error	-4		+4	mV	$T_A = -40^\circ\text{C to }+85^\circ\text{C}$ , unipolar output range
	-6		+6	mV	Unipolar output range
	-1.5	$\pm 0.2$	+1.5	mV	$T_A = 25^\circ\text{C}$ , unipolar output range
Offset Error TC <sup>3</sup>		$\pm 2$		ppm FSR/ $^\circ\text{C}$	Unipolar output range
Gain Error	-0.07		+0.07	% FSR	
	-0.05	$\pm 0.004$	+0.05	% FSR	$T_A = 25^\circ\text{C}$
Gain Error TC <sup>3</sup>		$\pm 1$		ppm FSR/ $^\circ\text{C}$	$T_A = -40^\circ\text{C to }+85^\circ\text{C}$
		$\pm 3$		ppm FSR/ $^\circ\text{C}$	
Full-Scale Error	-0.07		+0.07	% FSR	
	-0.05	$\pm 0.001$	+0.05	% FSR	$T_A = 25^\circ\text{C}$
Full-Scale Error TC <sup>3</sup>		$\pm 1$		ppm FSR/ $^\circ\text{C}$	$T_A = -40^\circ\text{C to }+85^\circ\text{C}$
		$\pm 2$		ppm FSR/ $^\circ\text{C}$	

Parameter <sup>1</sup>	Min	Typ	Max	Unit	Test Conditions/Comments
<b>OUTPUT CHARACTERISTICS<sup>3</sup></b>					
Headroom		0.5	0.8	V	Output unloaded
Output Voltage Drift vs. Time		90		ppm FSR	Drift after 1000 hours, T <sub>A</sub> = 125°C
Short-Circuit Current		20		mA	
Load	1			kΩ	
Capacitive Load Stability					T <sub>A</sub> = 25°C
R <sub>LOAD</sub> = ∞			20	nF	
R <sub>LOAD</sub> = 1 kΩ			5	nF	
R <sub>LOAD</sub> = ∞			1	μF	External compensation capacitor of 4 nF connected
DC Output Impedance		0.3		Ω	
Power-On Time		10		μs	
DC PSRR		90	130	μV/V	
		3	12	μV/V	Output unloaded
<b>CURRENT OUTPUT</b>					
Output Current Ranges	0		24	mA	
	0		20	mA	
	4		20	mA	
Accuracy (Internal R <sub>SET</sub> )					
Resolution	16			Bits	<a href="#">AD5422</a>
	12			Bits	<a href="#">AD5412</a>
TUE					
B Version	-0.3		+0.3	% FSR	
	-0.13	±0.08	+0.13	% FSR	T <sub>A</sub> = 25°C
A Version	-0.5		+0.5	% FSR	T <sub>A</sub> = -40°C to +85°C
	-0.3	±0.15	+0.3	% FSR	T <sub>A</sub> = 25°C
INL <sup>4</sup>	-0.024		+0.024	% FSR	<a href="#">AD5422</a>
	-0.032		+0.032	% FSR	<a href="#">AD5412</a>
DNL	-1		+1	LSB	T <sub>A</sub> = -40°C to +85°C, guaranteed monotonic
	-1		+1.3	LSB	Guaranteed monotonic
Offset Error	-0.27		+0.27	% FSR	T <sub>A</sub> = -40°C to +85°C
	-0.40		+0.40	% FSR	
	-0.12	±0.08	+0.12	% FSR	T <sub>A</sub> = 25°C
Offset Error TC <sup>3</sup>		±16		ppm FSR/°C	T <sub>A</sub> = -40°C to +85°C
		±28		ppm FSR/°C	
Gain Error	-0.18		+0.18	% FSR	T <sub>A</sub> = -40°C to +85°C, <a href="#">AD5422</a>
	-0.20		+0.20	% FSR	<a href="#">AD5422</a>
	-0.03	±0.006	+0.03	% FSR	<a href="#">AD5422</a> , T <sub>A</sub> = 25°C
	-0.22		+0.22	% FSR	T <sub>A</sub> = -40°C to +85°C, <a href="#">AD5412</a>
	-0.24		+0.24	% FSR	<a href="#">AD5412</a>
	-0.06	±0.006	+0.06	% FSR	<a href="#">AD5412</a> , T <sub>A</sub> = 25°C
Gain TC <sup>3</sup>		±10		ppm FSR/°C	T <sub>A</sub> = -40°C to +85°C
		±21		ppm FSR/°C	
Full-Scale Error	-0.2		+0.2	% FSR	T <sub>A</sub> = -40°C to +85°C
	-0.40		+0.40	% FSR	
	-0.1	±0.08	+0.1	% FSR	T <sub>A</sub> = 25°C
Full-Scale TC <sup>3</sup>		±6		ppm FSR/°C	T <sub>A</sub> = -40°C to +85°C
		±13		ppm FSR/°C	

Parameter <sup>1</sup>	Min	Typ	Max	Unit	Test Conditions/Comments
Accuracy (External R <sub>SET</sub> )					
Resolution	16			Bits	<a href="#">AD5422</a>
TUE	12			Bits	<a href="#">AD5412</a>
B Version	-0.15		+0.15	% FSR	T <sub>A</sub> = 25°C
A Version	-0.06	±0.01	+0.06	% FSR	T <sub>A</sub> = -40°C to +85°C
INL <sup>4</sup>	-0.3		+0.3	% FSR	T <sub>A</sub> = 25°C
DNL	-0.1	±0.02	+0.1	% FSR	<a href="#">AD5422</a>
Offset Error	-0.012		+0.012	% FSR	<a href="#">AD5412</a>
Offset Error TC <sup>3</sup>	-0.032		+0.032	% FSR	T <sub>A</sub> = -40°C to +85°C, guaranteed monotonic
Gain Error	-1		+1	LSB	Guaranteed monotonic
Gain TC <sup>3</sup>	-1		+1.3	LSB	T <sub>A</sub> = -40°C to +85°C
Full-Scale Error	-0.1		+0.1	% FSR	T <sub>A</sub> = 25°C
Full-Scale Error TC <sup>3</sup>	-0.12		+0.12	% FSR	T <sub>A</sub> = -40°C to +85°C
Gain Error	-0.03	±0.006	+0.03	ppm FSR/°C	T <sub>A</sub> = 25°C
Gain TC <sup>3</sup>		±3		ppm FSR/°C	T <sub>A</sub> = -40°C to +85°C
Full-Scale Error	-0.08		+0.08	% FSR	T <sub>A</sub> = 25°C
Full-Scale Error TC <sup>3</sup>	-0.15		+0.15	% FSR	T <sub>A</sub> = -40°C to +85°C
Gain Error	-0.05	±0.003	+0.05	% FSR	T <sub>A</sub> = 25°C
Gain TC <sup>3</sup>		±4		ppm FSR/°C	T <sub>A</sub> = -40°C to +85°C
Full-Scale Error	-0.15		+0.15	% FSR	T <sub>A</sub> = 25°C
Full-Scale Error TC <sup>3</sup>	-0.06	±0.01	+0.06	% FSR	T <sub>A</sub> = -40°C to +85°C
Gain Error		±7		ppm FSR/°C	T <sub>A</sub> = 25°C
Gain TC <sup>3</sup>		±9		ppm FSR/°C	T <sub>A</sub> = -40°C to +85°C
Full-Scale Error					
Full-Scale Error TC <sup>3</sup>					
OUTPUT CHARACTERISTICS <sup>3</sup>					
Current Loop Compliance Voltage	0		AV <sub>DD</sub> - 2.5	V	Drift after 1000 hours, T <sub>A</sub> = 125°C
Output Current Drift vs. Time		50		ppm FSR	Internal R <sub>SET</sub>
Resistive Load		20		ppm FSR	External R <sub>SET</sub>
Inductive Load			1200	Ω	T <sub>A</sub> = 25°C
DC PSRR			1	μA/V	
Output Impedance		50		MΩ	
Output Current Leakage When Output Disabled		60		pA	
REFERENCE INPUT/OUTPUT					
Reference Input <sup>3</sup>					
Reference Input Voltage	4.95	5	5.05	V	For specified performance
DC Input Impedance	27	40		kΩ	
Reference Output					
Output Voltage	4.995	5	5.005		T <sub>A</sub> = 25°C
Reference TC <sup>3, 5</sup>		1.8	10	ppm/°C	
Output Noise (0.1 Hz to 10 Hz) <sup>3</sup>		10		μV p-p	
Noise Spectral Density <sup>3</sup>		100		nV/√Hz	At 10 kHz
Output Voltage Drift vs. Time <sup>3</sup>		50		ppm	Drift after 1000 hours, T <sub>A</sub> = 125°C
Capacitive Load <sup>3</sup>		600		nF	
Load Current <sup>3</sup>		5		mA	
Short-Circuit Current <sup>3</sup>		7		mA	
Load Regulation <sup>3</sup>		95		ppm/mA	



Parameter <sup>1</sup>	Min	Typ	Max	Unit	Test Conditions/Comments
DIGITAL INPUTS <sup>3</sup>					JEDEC compliant
Input High Voltage, $V_{IH}$	2			V	
Input Low Voltage, $V_{IL}$			0.8	V	
Input Current	-1		+1	$\mu$ A	Per pin
Pin Capacitance		10		pF	Per pin
DIGITAL OUTPUTS <sup>3</sup>					
SDO					
Output Low Voltage, $V_{OL}$			0.4	V	Sinking 200 $\mu$ A
Output High Voltage, $V_{OH}$	$DV_{CC} - 0.5$			V	Sourcing 200 $\mu$ A
High Impedance Leakage Current	-1		+1	$\mu$ A	
High Impedance Output Capacitance		5		pF	
FAULT					
Output Low Voltage, $V_{OL}$			0.4	V	10 k $\Omega$ pull-up resistor to $DV_{CC}$
Output Low Voltage, $V_{OL}$		0.6		V	At 2.5 mA
Output High Voltage, $V_{OH}$	3.6			V	10 k $\Omega$ pull-up resistor to $DV_{CC}$
POWER REQUIREMENTS					
$AV_{DD}$	10.8		40	V	
$AV_{SS}$	-26.4		0	V	
$ AV_{SS}  + AV_{DD}$	10.8		52.8	V	
$DV_{CC}$					
Input Voltage	2.7		5.5	V	Internal supply disabled
Output Voltage		4.5		V	$DV_{CC}$ , which can be overdriven up to 5.5V
Output Load Current <sup>3</sup>		5		mA	
Short-Circuit Current <sup>3</sup>		20		mA	
$AI_{DD}$					Outputs unloaded
		2.5	3	mA	Outputs disabled
		3.4	4	mA	Current output enabled
		3.9	4.4	mA	Voltage output enabled
$AI_{SS}$					Outputs unloaded
		0.24	0.3	mA	Outputs disabled
		0.5	0.6	mA	Current output enabled
		1.1	1.4	mA	Voltage output enabled
$DI_{CC}$			1	mA	$V_{IH} = DV_{CC}$ , $V_{IL} = GND$
Power Dissipation		128		mW	$AV_{DD} = 40$ V, $AV_{SS} = 0$ V, outputs unloaded
		120		mW	$AV_{DD} = +24$ V, $AV_{SS} = -24$ V, outputs unloaded

<sup>1</sup> Temperature range: -40°C to +105°C; typical at +25°C.

<sup>2</sup> When the AD5412/AD5422 is powered with  $AV_{SS} = 0$  V, INL for the 0 V to 5 V and 0 V to 10 V ranges is measured beginning from Code 256 for the AD5422 and Code 16 for the AD5412.

<sup>3</sup> Guaranteed by design and characterization; not production tested.

<sup>4</sup> For 0 mA to 20 mA and 0 mA to 24 mA ranges, INL is measured beginning from Code 256 for the AD5422 and Code 16 for the AD5412.

<sup>5</sup> The on-chip reference is production trimmed and tested at 25°C and 85°C. It is characterized from -40°C to +105°C.

$AV_{DD} = 15\text{ V to }26.4\text{ V}$ ,  $AV_{SS} = -26.4\text{ V to }-3\text{ V}/0\text{ V}$ ,  $AV_{DD} + |AV_{SS}| < 52.8\text{ V}$ ,  $GND = 0\text{ V}$ ,  $REFIN = 5\text{ V external}$ ;  $DV_{CC} = 2.7\text{ V to }5.5\text{ V}$ .  
 $V_{OUT}$ :  $R_{LOAD} = 1\text{ k}\Omega$ ,  $C_L = 200\text{ pF}$ ,  $I_{OUT}$ :  $R_{LOAD} = 350\ \Omega$ ; all specifications  $T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Voltage over range enabled.

Table 3.

Parameter <sup>1</sup>	Min	Typ	Max	Unit	Test Conditions/Comments
VOLTAGE OUTPUT					
Output Voltage Ranges	0		5.5	V	
	0		11	V	
	-5.5		+5.5	V	
	-11		+11	V	
Accuracy					Output unloaded
Resolution	16			Bits	<a href="#">AD5422</a>
	12			Bits	<a href="#">AD5412</a>
Total Unadjusted Error (TUE)					
B Version	-0.13		+0.13	% FSR	
	-0.10	$\pm 0.01$	+0.10	% FSR	$T_A = 25^\circ\text{C}$
Relative Accuracy (INL) <sup>2</sup>	-0.008		+0.008	% FSR	<a href="#">AD5422</a>
	-0.032		+0.032	% FSR	<a href="#">AD5412</a>
Differential Nonlinearity (DNL)	-1		+1.3	LSB	Guaranteed monotonic
Bipolar Zero Error	-9		+9	mV	Bipolar output range
Bipolar Zero Error Temperature Coefficient (TC) <sup>3</sup>		$\pm 3$		ppm FSR/ $^\circ\text{C}$	Bipolar output range
Zero-Scale Error	-18		+18	mV	
Zero-Scale Error TC <sup>3</sup>		$\pm 2$		ppm FSR/ $^\circ\text{C}$	
Offset Error	-6		+6	mV	Unipolar output range
Offset Error TC <sup>3</sup>		$\pm 2$		ppm FSR/ $^\circ\text{C}$	Unipolar output range
Gain Error	-0.13		+0.13	% FSR	
Gain Error TC <sup>3</sup>		$\pm 3$		ppm FSR/ $^\circ\text{C}$	
Full-Scale Error	-0.13		+0.13	% FSR	
Full-Scale Error TC <sup>3</sup>		$\pm 2$		ppm FSR/ $^\circ\text{C}$	

<sup>1</sup> Temperature range:  $-40^\circ\text{C}$  to  $+105^\circ\text{C}$ ; typical at  $+25^\circ\text{C}$ .

<sup>2</sup> When the [AD5412/AD5422](#) is powered with  $AV_{SS} = 0\text{ V}$ , INL for the 0 V to 5.5 V and 0 V to 11 V ranges is measured beginning from Code 256 for the [AD5422](#) and Code 16 for the [AD5412](#).

<sup>3</sup> Guaranteed by design and characterization; not production tested.

**AC PERFORMANCE CHARACTERISTICS**

$AV_{DD} = 10.8\text{ V to }26.4\text{ V}$ ,  $AV_{SS} = -26.4\text{ V to }-3\text{ V/0 V}$ ,  $AV_{DD} + |AV_{SS}| < 52.8\text{ V}$ ,  $GND = 0\text{ V}$ ,  $REFIN = +5\text{ V external}$ ;  $DV_{CC} = 2.7\text{ V to }5.5\text{ V}$ .  
 $V_{OUT}$ :  $R_{LOAD} = 1\text{ k}\Omega$ ,  $C_L = 200\text{ pF}$ ,  $I_{OUT}$ :  $R_{LOAD} = 350\ \Omega$ ; all specifications  $T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.

**Table 4.**

Parameter <sup>1</sup>	Min	Typ	Max	Unit	Test Conditions/Comments
<b>DYNAMIC PERFORMANCE</b>					
<b>Voltage Output</b>					
Output Voltage Settling Time			25	$\mu\text{s}$	10 V step to $\pm 0.03\%$ FSR
		32		$\mu\text{s}$	20 V step to $\pm 0.03\%$ FSR
			18	$\mu\text{s}$	5 V step to $\pm 0.03\%$ FSR
		8		$\mu\text{s}$	512 LSB step to $\pm 0.03\%$ FSR (16-Bit LSB)
Slew Rate		0.8		V/ $\mu\text{s}$	
Power-On Glitch Energy		10		nV-sec	
Digital-to-Analog Glitch Energy		10		nV-sec	
Glitch Impulse Peak Amplitude		20		mV	
Digital Feedthrough		1		nV-sec	
Output Noise (0.1 Hz to 10 Hz Bandwidth)		0.1		LSB p-p	16-bit LSB
Output Noise (100 kHz Bandwidth)		200		$\mu\text{V rms}$	
1/f Corner Frequency		1		kHz	
Output Noise Spectral Density		150		nV/ $\sqrt{\text{Hz}}$	Measured at 10 kHz, midscale output, 10 V range
AC PSRR		-75		dB	200 mV 50 Hz/60 Hz sine wave superimposed on power supply voltage
<b>Current Output</b>					
Output Current Settling Time		10		$\mu\text{s}$	16 mA step to 0.1% FSR
		40		$\mu\text{s}$	16 mA step to 0.1% FSR, L = 1 mH
AC PSRR		-75		dB	200 mV 50 Hz/60 Hz sine wave superimposed on power supply voltage

<sup>1</sup> Guaranteed by characterization, not production tested.

**TIMING CHARACTERISTICS**

$AV_{DD} = 10.8\text{ V to }26.4\text{ V}$ ,  $AV_{SS} = -26.4\text{ V to }-3\text{ V/0 V}$ ,  $AV_{DD} + |AV_{SS}| < 52.8\text{ V}$ ,  $GND = 0\text{ V}$ ,  $REFIN = +5\text{ V external}$ ;  $DV_{CC} = 2.7\text{ V to }5.5\text{ V}$ .  
 $V_{OUT}$ :  $R_{LOAD} = 1\text{ k}\Omega$ ,  $C_L = 200\text{ pF}$ ,  $I_{OUT}$ :  $R_{LOAD} = 300\ \Omega$ ; all specifications  $T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.

**Table 5.**

Parameter <sup>1, 2, 3</sup>	Limit at $T_{MIN}$ , $T_{MAX}$	Unit	Description
<b>WRITE MODE</b>			
$t_1$	33	ns min	SCLK cycle time
$t_2$	13	ns min	SCLK low time
$t_3$	13	ns min	SCLK high time
$t_4$	13	ns min	LATCH delay time
$t_5$	5	$\mu\text{s min}$	LATCH high time
$t_6$	5	ns min	Data setup time
$t_7$	5	ns min	Data hold time
$t_8$	40	ns min	LATCH low time
$t_9$	20	ns min	CLEAR pulse width
$t_{10}$	5	$\mu\text{s max}$	CLEAR activation time

Parameter <sup>1, 2, 3</sup>	Limit at T <sub>MIN</sub> , T <sub>MAX</sub>	Unit	Description
<b>READBACK MODE</b>			
t <sub>11</sub>	90	ns min	SCLK cycle time
t <sub>12</sub>	40	ns min	SCLK low time
t <sub>13</sub>	40	ns min	SCLK high time
t <sub>14</sub>	13	ns min	LATCH delay time
t <sub>15</sub>	40	ns min	LATCH high time
t <sub>16</sub>	5	ns min	Data setup time
t <sub>17</sub>	5	ns min	Data hold time
t <sub>18</sub>	40	ns min	LATCH low time
t <sub>19</sub>	35	ns max	Serial output delay time (C <sub>L SDO</sub> <sup>4</sup> = 15 pF)
t <sub>20</sub>	35	ns max	LATCH rising edge to SDO tristate (C <sub>L SDO</sub> <sup>4</sup> = 15 pF)
<b>DAISY-CHAIN MODE</b>			
t <sub>21</sub>	90	ns min	SCLK cycle time
t <sub>22</sub>	40	ns min	SCLK low time
t <sub>23</sub>	40	ns min	SCLK high time
t <sub>24</sub>	13	ns min	LATCH delay time
t <sub>25</sub>	40	ns min	LATCH high time
t <sub>26</sub>	5	ns min	Data setup time
t <sub>27</sub>	5	ns min	Data hold time
t <sub>28</sub>	40	ns min	LATCH low time
t <sub>29</sub>	35	ns max	Serial output delay time (C <sub>L SDO</sub> <sup>4</sup> = 15 pF)

<sup>1</sup> Guaranteed by characterization; not production tested.  
<sup>2</sup> All input signals are specified with t<sub>r</sub> = t<sub>f</sub> = 5 ns (10% to 90% of DV<sub>CC</sub>) and timed from a voltage level of 1.2 V.  
<sup>3</sup> See Figure 2, Figure 3, and Figure 4.  
<sup>4</sup> C<sub>L SDO</sub> = capacitive load on SDO output.

**Timing Diagrams**




Figure 2. Write Mode Timing Diagram

069396-002




Figure 3. Readback Mode Timing Diagram




Figure 4. Daisy-Chain Mode Timing Diagram

## ABSOLUTE MAXIMUM RATINGS

$T_A = 25^\circ\text{C}$ , unless otherwise noted. Transient currents of up to 80 mA do not cause SCR latch-up.

Table 6.

Parameter	Rating
$AV_{DD}$ to GND	-0.3 V to +48 V
$AV_{SS}$ to GND	+0.3 V to -28 V
$AV_{DD}$ to $AV_{SS}$	-0.3 V to +60 V
$DV_{CC}$ to GND	-0.3 V to +7 V
Digital Inputs to GND	-0.3 V to $DV_{CC} + 0.3$ V or 7 V (whichever is less)
Digital Outputs to GND	-0.3 V to $DV_{CC} + 0.3$ V or 7 V (whichever is less)
REFIN/REFOUT to GND	-0.3 V to +7 V
$V_{OUT}$ to GND	$AV_{SS}$ to $AV_{DD}$
$I_{OUT}$ to GND	$AV_{SS}$ to $AV_{DD}$
Operating Temperature Range ( $T_A$ )	
Industrial <sup>1</sup>	-40°C to +105°C
Storage Temperature Range	-65°C to +150°C
Junction Temperature ( $T_J$ max)	125°C
24-Lead TSSOP_EP Package	
$\theta_{JA}$ Thermal Impedance <sup>2</sup>	35°C/W
40-Lead LFCSP Package	
$\theta_{JA}$ Thermal Impedance <sup>2</sup>	33°C/W
Power Dissipation	$(T_J \text{ max} - T_A)/\theta_{JA}$
Lead Temperature	JEDEC industry standard
Soldering	J-STD-020

<sup>1</sup> Power dissipated on chip must be derated to keep the junction temperature below 125°C, assuming that the maximum power dissipation condition is sourcing 24 mA into GND from  $I_{OUT}$  with a 4 mA on-chip current.

<sup>2</sup> Thermal impedance simulated values are based on JEDEC 2S2P thermal test board with thermal vias. See JEDEC JESD51.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.


### ESD CAUTION



**ESD (electrostatic discharge) sensitive device.** Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.




PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



**NOTES**  
 1. NC = NO CONNECT  
 2. THE PADDLE CAN BE CONNECTED TO 0V IF THE OUTPUT VOLTAGE RANGE IS UNIPOLAR. THE PADDLE CAN BE LEFT ELECTRICALLY UNCONNECTED PROVIDED THAT A SUPPLY CONNECTION IS MADE AT THE AV<sub>SS</sub> PIN. IT IS RECOMMENDED THAT THE PADDLE BE THERMALLY CONNECTED TO A COPPER PLANE FOR ENHANCED THERMAL PERFORMANCE.

Figure 5. TSSOP Pin Configuration



**NOTES**  
 1. NC = NO CONNECT.  
 2. THE EXPOSED PADDLE CAN BE CONNECTED TO 0V IF THE OUTPUT VOLTAGE RANGE IS UNIPOLAR. THE EXPOSED PADDLE CAN BE LEFT ELECTRICALLY UNCONNECTED PROVIDED THAT A SUPPLY CONNECTION IS MADE AT THE AV<sub>SS</sub> PIN. IT IS RECOMMENDED THAT THE PADDLE BE THERMALLY CONNECTED TO A COPPER PLANE FOR ENHANCED THERMAL PERFORMANCE.

Figure 6. LFCSP Pin Configuration

Table 7. Pin Function Descriptions

Pin No.		Mnemonic	Description
TSSOP	LFCSP		
1	14, 37	AV <sub>SS</sub>	Negative Analog Supply Pin. Voltage ranges from -3 V to -24 V. This pin can be connected to 0 V if the output voltage range is unipolar.
2	39	DV <sub>CC</sub>	Digital Supply Pin. Voltage ranges from 2.7 V to 5.5 V. This pin can also be configured as a 4.5 V LDO output by leaving the DV <sub>CC</sub> SELECT pin floating.
3	2	FAULT	Fault Alert. This pin is asserted low when an open circuit is detected in current mode or an overtemperature is detected. Open drain output must be connected to a pull-up resistor.
4, 12	3, 15	GND	These pins must be connected to 0 V.
18	1, 10, 11, 19, 20, 21, 22, 25, 30, 31, 35, 38, 40	NC	No Connection. Do not connect to these pins.
5	4	CLEAR SELECT	Selects the voltage output clear value, either zero-scale or midscale code (see Table 22).
6	5	CLEAR	Active High Input. Asserting this pin sets the current output to the bottom of the selected range or sets the voltage output to the user selected value (zero-scale or midscale).
7	6	LATCH	Positive Edge Sensitive Latch. A rising LATCH edge parallel loads the input shift register data into the DAC register, also updating the output.
8	7	SCLK	Serial Clock Input. Data is clocked into the shift register on the rising edge of SCLK. This operates at clock speeds of up to 30 MHz.
9	8	SDIN	Serial Data Input. Data must be valid on the rising edge of SCLK.
10	9	SDO	Serial Data Output. Used to clock data from the serial register in daisy-chain or readback mode. Data is valid on the rising edge of SCLK (see Figure 3 and Figure 4).
11	12, 13	GND	Ground Reference Pin.
13	16	R <sub>SET</sub>	An external, precision, low drift 15 kΩ current setting resistor can be connected to this pin to improve the I <sub>OUT</sub> temperature drift performance. See the AD5412/AD5422 Features section.
14	17	REFOUT	Internal Reference Voltage Output. REFOUT = 5 V ± 5 mV.
15	18	REFIN	External Reference Voltage Input. Reference input range is 4 V to 5 V. REFIN = 5 V for a specified performance.

Pin No.		Mnemonic	Description
TSSOP	LFCSP		
16	23	DV <sub>CC</sub> SELECT	When connected to GND, this pin disables the internal supply, and an external supply must be connected to the DV <sub>CC</sub> pin. Leave this pin unconnected to enable the internal supply. In this case, it is recommended to connect a 0.1 $\mu$ F capacitor between DV <sub>CC</sub> and GND. See the AD5412/AD5422 Features section.
17	24	C <sub>COMP</sub>	Optional compensation capacitor connection for the voltage output buffer. Connecting a 4 nF capacitor between this pin and the V <sub>OUT</sub> pin allows the voltage output to drive up to 1 $\mu$ F. It should be noted that the addition of this capacitor reduces the bandwidth of the output amplifier, increasing the settling time.
19	26	I <sub>OUT</sub>	Current Output Pin.
20	27	BOOST	Optional External Transistor Connection. Connecting an external transistor reduces the power dissipated in the <a href="#">AD5412/AD5422</a> . See the AD5412/AD5422 Features section.
N/A	28, 29	CAP1, CAP2	Connection for Optional Output Filtering Capacitor. See the AD5412/AD5422 Features section.
21	32	V <sub>OUT</sub>	Buffered Analog Output Voltage. The output amplifier is capable of directly driving a 1 k $\Omega$ , 2000 pF load.
22	33	+V <sub>SENSE</sub>	Sense connection for the positive voltage output load connection.
23	34	-V <sub>SENSE</sub>	Sense connection for the negative voltage output load connection.
24	36	AV <sub>DD</sub>	Positive Analog Supply Pin. Voltage ranges from 10.8 V to 60 V.
25 (EPAD)	41 (EPAD)	Exposed paddle	Negative Analog Supply Pin. Voltage ranges from -3 V to -24 V. This paddle can be connected to 0 V if the output voltage range is unipolar. The paddle can be left electrically unconnected provided that a supply connection is made at the AV <sub>SS</sub> pin. It is recommended that the paddle be thermally connected to a copper plane for enhanced thermal performance.

TYPICAL PERFORMANCE CHARACTERISTICS

GENERAL




Figure 7.  $D_{Icc}$  vs. Logic Input Voltage




Figure 10.  $DV_{CC}$  Output Voltage vs. Load Current




Figure 8.  $A_{I_{DD}}/A_{I_{SS}}$  vs.  $AV_{DD}/AV_{SS}$




Figure 11. REFOUT Turn-on Transient




Figure 9.  $A_{I_{DD}}$  vs.  $AV_{DD}$




Figure 12. REFOUT Output Noise (0.1 Hz to 10 Hz Bandwidth)




Figure 13. REFOUT Output Noise (100 kHz Bandwidth)




Figure 15. Reference Temperature Coefficient Histogram




Figure 14. Reference Voltage vs. Temperature




Figure 16. Reference Voltage vs. Load Current

VOLTAGE OUTPUT




Figure 17. Integral Nonlinearity Error vs. DAC Code, Dual Supply




Figure 20. Differential Nonlinearity Error vs. DAC Code, Single Supply




Figure 18. Integral Nonlinearity Error vs. DAC Code, Single Supply




Figure 21. Total Unadjusted Error vs. DAC Code, Dual Supply




Figure 19. Differential Nonlinearity Error vs. DAC Code, Dual Supply




Figure 22. Total Unadjusted Error vs. DAC Code, Single Supply




Figure 23. Integral Nonlinearity Error vs. Temperature




Figure 26. Full-Scale Error vs. Temperature




Figure 24. Differential Nonlinearity Error vs. Temperature




Figure 27. Offset Error vs. Temperature




Figure 25. Total Unadjusted Error vs. Temperature




Figure 28. Bipolar Zero Error vs. Temperature






Figure 29. Gain Error vs. Temperature




Figure 32. Differential Nonlinearity Error vs.  $AV_{DD}/AV_{SS}$




Figure 30. Zero-Scale Error vs. Temperature




Figure 33. Total Unadjusted Error vs.  $AV_{DD}/AV_{SS}$




Figure 31. Integral Nonlinearity Error vs.  $AV_{DD}/AV_{SS}$




Figure 34.  $V_{out}$  Headroom




Figure 35.  $V_{OUT}$  Footroom

06996-302




Figure 38. Full-Scale Positive Step

06996-136




Figure 36. Source and Sink Capability of Output Amplifier, Full-Scale Code Loaded

06996-132




Figure 39. Full-Scale Negative Step

06996-137




Figure 37. Source and Sink Capability of Output Amplifier, Zero-Scale Loaded

06996-035




Figure 40. Digital-to-Analog Glitch

06996-036




Figure 41. Peak-to-Peak Noise (0.1 Hz to 10 Hz Bandwidth)




Figure 43. V<sub>OUT</sub> vs. Time on Power-Up




Figure 42. Peak-to-Peak Noise (100 kHz Bandwidth)

CURRENT OUTPUT




Figure 44. Integral Nonlinearity vs. Code




Figure 47. Integral Nonlinearity vs. Temperature, Internal RSET




Figure 45. Differential Nonlinearity vs. Code




Figure 48. Integral Nonlinearity vs. Temperature, External RSET




Figure 46. Total Unadjusted Error vs. Code




Figure 49. Differential Nonlinearity vs. Temperature




Figure 50. Total Unadjusted Error vs. Temperature




Figure 53. Integral Nonlinearity Error vs.  $AV_{DD}$ , External  $R_{SET}$




Figure 51. Offset Error vs. Temperature




Figure 54. Integral Nonlinearity Error vs.  $AV_{DD}$ , Internal  $R_{SET}$




Figure 52. Gain Error vs. Temperature




Figure 55. Differential Nonlinearity Error vs.  $AV_{DD}$ , External  $R_{SET}$




Figure 56. Differential Nonlinearity Error vs.  $AV_{DD}$ , Internal  $R_{SET}$




Figure 59. Compliance Voltage Headroom vs. Temperature




Figure 57. Total Unadjusted Error vs.  $AV_{DD}$ , External  $R_{SET}$




Figure 60. Output Current vs. Time on Power-Up




Figure 58. Total Unadjusted Error vs.  $AV_{DD}$ , Internal  $R_{SET}$




Figure 61. Output Current vs. Time on Output Enable