## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

# 8-/10-/12-Bit, High Bandwidth Multiplying DACs with Parallel Interface 

## Data Sheet

## AD5424/AD5433/AD5445

## FEATURES

2.5 V to 5.5 V supply operation

Fast parallel interface ( 17 ns write cycle)
Update rate of 20.4 MSPS
INL of $\pm 1$ LSB for 12-bit DAC
10 MHz multiplying bandwidth
$\pm 10 \mathrm{~V}$ reference input
Extended temperature range: $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
20-lead TSSOP and chip scale ( $4 \mathrm{~mm} \times 4 \mathrm{~mm}$ ) packages
8 -, 10-, and 12-bit current output DACs
Upgrades to AD7524/AD7533/AD7545
Pin-compatible 8-, 10-, and 12-bit DACs in chip scale
Guaranteed monotonic
4-quadrant multiplication
Power-on reset with brownout detection
Readback function
$0.4 \mu \mathrm{~A}$ typical power consumption

## APPLICATIONS

Portable battery-powered applications
Waveform generators
Analog processing
Instrumentation applications
Programmable amplifiers and attenuators
Digitally controlled calibration
Programmable filters and oscillators
Composite video
Ultrasound
Gain, offset, and voltage trimming

## GENERAL DESCRIPTION

The AD5424/AD5433/AD5445 ${ }^{1}$ are CMOS 8-, 10-, and 12-bit current output digital-to-analog converters (DACs), respectively. These devices operate from a 2.5 V to 5.5 V power supply, making them suitable for battery-powered applications and many other applications. These DACs utilize data readback, allowing the user to read the contents of the DAC register via the DB pins. On power-up, the internal register and latches are filled with 0 s and the DAC outputs are at zero scale.
As a result of manufacturing with a CMOS submicron process, they offer excellent 4-quadrant multiplication characteristics, with large signal multiplying bandwidths of up to 10 MHz .

The applied external reference input voltage ( $\mathrm{V}_{\text {ref }}$ ) determines the full-scale output current. An integrated feedback resistor ( $\mathrm{R}_{\mathrm{FB}}$ ) provides temperature tracking and full-scale voltage output when combined with an external I-to-V precision amplifier.
While these devices are upgrades of the AD5424/AD5433/ AD5445 in multiplying bandwidth performance, they have a latched interface and cannot be used in transparent mode.

The AD5424 is available in a small, 20-lead LFCSP and a small, 16-lead TSSOP, while the AD5433 and AD5445 DACs are available in a small, 20-lead LFCSP and a small, 20-lead TSSOP.
The EVAL-AD5445SDZ evaluation board is available for evaluating DAC performance. For more information, see the UG-333 evaluation board user guide.
${ }^{1}$ U.S Patent No. 5,689,257.


Figure 1.

## TABLE OF CONTENTS

Features .....  1
Applications. .....  1
General Description .....  1
Functional Block Diagram .....  1
Revision History ..... 2
Specifications ..... 3
Timing Characteristics ..... 5
Absolute Maximum Ratings ..... 6
ESD Caution ..... 6
Pin Configurations and Function Descriptions ..... 7
Typical Performance Characteristics ..... 10
Terminology ..... 17
Theory of Operation ..... 18
REVISION HISTORY
1/16-Rev. D to Rev. E
Deleted Positive Output Voltage Section and Figure 53; Renumbered Sequentially ..... 20
Changes to Adding Gain Section ..... 21
Changed ADSP-21xx-to-AD5424/AD5433/AD5445 InterfaceSection to ADSP-2191M-to-AD5424/AD5433/AD5445Interface Section and ADSP-BF5xx-to-AD5424/AD5433/AD5445 Interface Section to Blackfin Processor-to-AD5424/
AD5433/AD5445 Interface Section ..... 23
Changes to Figure 55 and Figure 57 ..... 23
Changes to Ordering Guide ..... 26
4/13-Rev. C to Rev. D
Changes to Figure 4 and Table 4 ..... 7
Changes to Figure 6 and Table 5 ..... 8
Changes to Figure 8 and Table 6 ..... 9
Updated Outline Dimensions ..... 25
Changes to Ordering Guide ..... 26
12/12—Rev. B to Rev. C
Changes to General Description Section .....  1
Added Note 2 to Table 1 ..... 4
Added EPAD Note to Table 4 and EPAD Note to Figure 4 ..... 7
Added EPAD Note to Table 5 and EPAD Note to Figure 6. ..... 8
Circuit Operation ..... 18
Bipolar Operation ..... 19
Single-Supply Applications ..... 20
Adding Gain ..... 21
DACs Used as a Divider or Programmable Gain Element ... ..... 21
Reference Selection ..... 22
Amplifier Selection ..... 22
Parallel Interface ..... 23
Microprocessor Interfacing ..... 23
PCB Layout and Power Supply Decoupling. ..... 24
Outline Dimensions ..... 25
Ordering Guide ..... 26
Added EPAD Note to Table 6 and EPAD Note to Figure 8 .....  9
Deleted the Evaluation Board for AD5424/AD5433/AD5445Section and Power Supplies for Evaluation Board Section23
Deleted Figure 59; Renumbered Sequentially ..... 24
Deleted Figure 60 and Figure 61 ..... 25
Changes to Ordering Guide ..... 26
Deleted Figure 62 and Table 12; Renumbered Sequentially ..... 26
8/09—Rev. A to Rev. B
Updated Outline Dimensions. ..... 28
Changes to Ordering Guide ..... 29
3/05—Rev. 0 to Rev. A
Updated Format. ..... Universal
Changes to Specifications .....  4
Changes to Figure 49 ..... 17
Changes to Figure 50 ..... 18
Changes to Figure 51, Figure 52, and Figure 54 ..... 19
Added Microprocessor Interfacing Section ..... 22
Added Figure 59 ..... 24
Added Figure 60 ..... 25
10/03-Initial Version: Revision 0

## SPECIFICATIONS

$\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {ReF }}=10 \mathrm{~V}$, Iout2 $=0 \mathrm{~V}$. Temperature range for Y version: $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. All specifications $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. DC performance measured with OP177 and ac performance measured with AD8038, unless otherwise noted.

Table 1.

| Parameter | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| STATIC PERFORMANCE <br> AD5424 <br> Resolution <br> Relative Accuracy <br> Differential Nonlinearity <br> AD5433 <br> Resolution <br> Relative Accuracy <br> Differential Nonlinearity <br> AD5445 <br> Resolution <br> Relative Accuracy <br> Differential Nonlinearity <br> Gain Error <br> Gain Error Temperature Coefficient ${ }^{1}$ Output Leakage Current ${ }^{1}$ |  | $\pm 5$ | $\begin{aligned} & 8 \\ & \pm 0.25 \\ & \pm 0.5 \\ & \\ & 10 \\ & \pm 0.5 \\ & \pm 1 \\ & \\ & 12 \\ & \pm 1 \\ & -1 /+2 \\ & \pm 10 \\ & \\ & \pm 10 \\ & \pm 20 \\ & \hline \end{aligned}$ | Bits <br> LSB <br> LSB <br> Bits <br> LSB <br> LSB <br> Bits <br> LSB <br> LSB <br> mV <br> ppm FSR/ $/{ }^{\circ} \mathrm{C}$ <br> nA <br> nA | Guaranteed monotonic <br> Guaranteed monotonic <br> Guaranteed monotonic $\begin{aligned} & \text { Data }=0 \times 0000, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \text { lour } 1 \\ & \text { Data }=0 \times 0000, \mathrm{~T}=-40^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}, \text { lout } 1 \end{aligned}$ |
| REFERENCE INPUT ${ }^{1}$ <br> Reference Input Range <br> $V_{\text {REF }}$ Input Resistance <br> RfB Resistance Input Capacitance Code Zero Scale Code Full Scale | $\begin{aligned} & 8 \\ & 8 \end{aligned}$ | $\begin{aligned} & \pm 10 \\ & 10 \\ & 10 \\ & 3 \\ & 5 \end{aligned}$ | $\begin{aligned} & 12 \\ & 12 \\ & 6 \\ & 8 \end{aligned}$ | V <br> k $\Omega$ <br> k $\Omega$ <br> pF <br> pF | Input resistance TC $=-50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ <br> Input resistance TC $=-50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| DIGITAL INPUTS/OUTPUT ${ }^{1}$ Input High Voltage, $\mathrm{V}_{\mathbf{H}}$ Input Low Voltage, VIL Output High Voltage, Vон Output Low Voltage, Vol Input Leakage Current, ILL Input Capacitance | $1.7$ $\begin{aligned} & V_{D D}-1 \\ & V_{D D}-0.5 \end{aligned}$ | 4 | $\begin{aligned} & 0.6 \\ & \\ & 0.4 \\ & 0.4 \\ & 1 \\ & 10 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mu \mathrm{~A} \\ & \mathrm{pF} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V} \text { to } 5 \mathrm{~V}, I_{\text {Source }}=200 \mu \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{DD}}=2.5 \mathrm{~V} \text { to } 3.6 \mathrm{~V}, I_{\text {SoURCE }}=200 \mu \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{DD}}=4.5 \mathrm{~V} \text { to } 5 \mathrm{~V}, \mathrm{I}_{\text {SINK }}=200 \mu \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{DD}}=2.5 \mathrm{~V} \text { to } 3.6 \mathrm{~V}, I_{\text {IINK }}=200 \mu \mathrm{~A} \end{aligned}$ |
| DYNAMIC PERFORMANCE ${ }^{1}$ <br> Reference Multiplying Bandwidth Output Voltage Settling Time <br> Measured to $\pm 16 \mathrm{mV}$ of full scale <br> Measured to $\pm 4 \mathrm{mV}$ of full scale <br> Measured to $\pm 1 \mathrm{mV}$ of full scale <br> Digital Delay <br> 10\% to 90\% Settling Time <br> Digital-to-Analog Glitch Impulse <br> Multiplying Feedthrough Error |  | 10 <br> 30 <br> 35 <br> 80 <br> 20 <br> 15 <br> 2 <br> 70 <br> 48 | $\begin{aligned} & 60 \\ & 70 \\ & 120 \\ & 40 \\ & 30 \end{aligned}$ | MHz ns ns ns ns ns $\mathrm{nV}-\mathrm{s}$ dB dB | $\mathrm{V}_{\text {REF }}= \pm 3.5 \mathrm{~V}$; DAC loaded all 1 s <br> $V_{\text {REF }}= \pm 3.5 \mathrm{~V}, \mathrm{R}_{\text {LOAD }}=100 \Omega$, DAC latch alternately loaded with 0 s and 1 s <br> Interface delay time <br> Rise and fall time, $V_{\text {REF }}=10 \mathrm{~V}, \mathrm{R}_{\text {LOAD }}=100 \Omega$ <br> 1 LSB change around major carry, $\mathrm{V}_{\text {REF }}=0 \mathrm{~V}$ <br> DAC latch loaded with all $0 \mathrm{~s}, \mathrm{~V}_{\mathrm{REF}}= \pm 3.5 \mathrm{~V}$ <br> Reference $=1 \mathrm{MHz}$ <br> Reference $=10 \mathrm{MHz}$ |


| Parameter | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Output Capacitance |  |  |  |  |  |
| lout1 |  | 12 | 17 | pF | All 0s loaded |
|  |  | 25 | 30 | pF | All 1s loaded |
| lout2 |  | 22 | 25 | pF | All 0s loaded |
|  |  | 10 | 12 | pF | All 1s loaded |
| Digital Feedthrough |  | 1 |  | nV -s | Feedthrough to DAC output with $\overline{C S}$ high and alternate loading of all 0 s and all 1 s |
| Analog THD |  | 81 |  | dB | $V_{\text {REF }}=3.5 \mathrm{~V} p-\mathrm{p}$, all 1 s loaded, $\mathrm{f}=100 \mathrm{kHz}$ |
| Digital THD |  |  |  |  | Clock $=10 \mathrm{MHz}, \mathrm{V}_{\text {ReF }}=3.5 \mathrm{~V}$ |
| 50 kHz fout |  | 65 |  | dB |  |
| Output Noise Spectral Density ${ }^{2}$ |  | 25 |  | $\mathrm{nV} \sqrt{ } \mathrm{Hz}$ | At 1 kHz |
| SFDR Performance (Wide Band) |  |  |  |  | AD5445, $\mathrm{V}_{\text {REF }}=3.5 \mathrm{~V}$ |
| Clock $=10 \mathrm{MHz}$ |  |  |  |  |  |
| 500 kHz fout |  | 55 |  | dB |  |
| 100 kHz fout |  | 63 |  | dB |  |
| 50 kHz fout |  | 65 |  | dB |  |
| Clock $=25 \mathrm{MHz}$ |  |  |  |  |  |
| 500 kHz fout |  | 50 |  | dB |  |
| 100 kHz fout |  | 60 |  | dB |  |
| 50 kHz fout |  | 62 |  | dB |  |
| SFDR Performance (Narrow Band) |  |  |  |  | AD5445, $\mathrm{V}_{\text {REF }}=3.5 \mathrm{~V}$ |
| Clock $=10 \mathrm{MHz}$ |  |  |  |  |  |
| 500 kHz fout |  | 73 |  | dB |  |
| 100 kHz fout |  | 80 |  | dB |  |
| 50 kHz fout |  | 82 |  | dB |  |
| Clock $=25 \mathrm{MHz}$ |  |  |  |  |  |
| 500 kHz fout |  | 70 |  | dB |  |
| 100 kHz fout |  | 75 |  | dB |  |
| 50 kHz fout |  | 80 |  | dB |  |
| Intermodulation Distortion |  |  |  |  | AD5445, $\mathrm{V}_{\text {REF }}=3.5 \mathrm{~V}$ |
| Clock $=10 \mathrm{MHz}$ |  |  |  |  |  |
| $\mathrm{f}_{1}=400 \mathrm{kHz}, \mathrm{f}_{2}=500 \mathrm{kHz}$ |  | 65 |  | dB |  |
| $\mathrm{f}_{1}=40 \mathrm{kHz}, \mathrm{f}_{2}=50 \mathrm{kHz}$ |  | 72 |  | dB |  |
| Clock $=25 \mathrm{MHz}$ |  |  |  |  |  |
| $\mathrm{f}_{1}=400 \mathrm{kHz}, \mathrm{f}_{2}=500 \mathrm{kHz}$ |  | 51 |  | dB |  |
| $\mathrm{f}_{1}=40 \mathrm{kHz}, \mathrm{f}_{2}=50 \mathrm{kHz}$ |  | 65 |  | dB |  |
| POWER REQUIREMENTS |  |  |  |  |  |
| Power Supply Range | 2.5 |  | 5.5 | V |  |
| ldo |  |  | 0.6 | $\mu \mathrm{A}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, logic inputs $=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{DD}}$ |
|  |  | 0.4 | 5 | $\mu \mathrm{A}$ | Logic inputs $=0 \mathrm{~V}$ or $\mathrm{V}_{\text {DD }}, \mathrm{T}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Power Supply Sensitivity |  |  | 0.001 | \%/\% | $\Delta V_{D D}= \pm 5 \%$ |

[^0]
## AD5424/AD5433/AD5445

## TIMING CHARACTERISTICS

All input signals are specified with $\mathrm{tr}=\mathrm{tf}=1 \mathrm{~ns}\left(10 \%\right.$ to $90 \%$ of $\left.\mathrm{V}_{\mathrm{DD}}\right)$ and timed from a voltage level of $\left(\mathrm{V}_{\mathrm{IL}}+\mathrm{V}_{\mathrm{IH}}\right) / 2 . \mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V}$ to 5.5 V , $\mathrm{V}_{\text {Ref }}=10 \mathrm{~V}$, Iout2 $=0 \mathrm{~V}$; temperature range for Y version: $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$; all specifications $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\mathrm{max}}$, unless otherwise noted.

Table 2.

| Parameter ${ }^{1}$ | $\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V}$ to 5.5 V | $\mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ to 5.5 V | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{1}$ | 0 | 0 | ns min | $\mathrm{R} / \overline{\mathrm{W}}$ to $\overline{\mathrm{CS}}$ setup time |
| $\mathrm{t}_{2}$ | 0 | 0 | ns min | $\mathrm{R} / \overline{\mathrm{W}}$ to $\overline{\mathrm{CS}}$ hold time |
| $\mathrm{t}_{3}$ | 10 | 10 | ns min | $\overline{\mathrm{CS}}$ low time (write cycle) |
| $\mathrm{t}_{4}$ | 6 | 6 | ns min | Data setup time |
| $\mathrm{t}_{5}$ | 0 | 0 | ns min | Data hold time |
| $\mathrm{t}_{6}$ | 5 | 5 | ns min | $\mathrm{R} / \bar{W}$ high to $\overline{C S}$ low |
| $\mathrm{t}_{7}$ | 9 | 7 | ns min | $\overline{\mathrm{CS}}$ min high time |
| $\mathrm{t}_{8}$ | 20 | 10 | ns typ | Data access time |
|  | 40 | 20 | ns max |  |
| $\mathrm{t}_{9}$ | 5 | 5 | ns typ | Bus relinquish time |
|  | 10 | 10 | ns max |  |

[^1]

Figure 2. Timing Diagram

## ABSOLUTE MAXIMUM RATINGS

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.
Table 3.

| Parameter | Rating |
| :--- | :--- |
| V $_{\text {DD }}$ to GND | -0.3 V to +7 V |
| V $_{\text {REF }}, \mathrm{R}_{\text {FB }}$ to GND | -12 V to +12 V |
| lout1, lout2 to GND | -0.3 V to +7 V |
| Logic Inputs and Output ${ }^{1}$ | -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Operating Temperature Range |  |
| $\quad$ Extended Industrial (Y Version) | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Junction Temperature | $150^{\circ} \mathrm{C}$ |
| 16-Lead TSSOP $\theta_{\text {JA }}$ Thermal Impedance | $150^{\circ} \mathrm{C} / \mathrm{W}$ |
| 20-Lead TSSOP $\theta_{\text {JA }}$ Thermal Impedance | $143^{\circ} \mathrm{C} / \mathrm{W}$ |
| 20-Lead LFCSP $\theta_{\text {JA }}$ Thermal Impedance | $135^{\circ} \mathrm{C} / \mathrm{W}$ |
| Lead Temperature, Soldering ( 10 sec ) | $300^{\circ} \mathrm{C}$ |
| IR Reflow, Peak Temperature (<20 sec) | $235^{\circ} \mathrm{C}$ |

${ }^{1}$ Overvoltages at DBx, $\overline{\mathrm{CS}}$, and $\mathrm{R} / \overline{\mathrm{W}}$, are clamped by internal diodes.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



Figure 3. AD5424 Pin Configuration (TSSOP)


NOTES

1. NC = NO CONNECT.
2. THE EXPOSED PAD MUST BE CONNECTED TO AGND. $\stackrel{\stackrel{\circ}{\circ}}{\stackrel{\circ}{\circ}}$

Figure 4. AD5424 Pin Configuration (LFCSP)

Table 4. AD5424 Pin Function Descriptions

| Pin No. |  | Mnemonic | Description |
| :---: | :---: | :---: | :---: |
| TSSOP | LFCSP |  |  |
| 1 | 19 | lout 1 | DAC Current Output. |
| 2 | 20 | lout2 | DAC Analog Ground. This pin must normally be tied to the analog ground of the system. |
| 3 | 1 | GND | Ground. |
| 4 to 11 | 2 to 9 | DB7 to DB0 | Parallel Data Bits 7 to 0. |
|  | 10 to 13 | NC | No Internal Connection. |
| 12 | 14 | $\overline{\mathrm{CS}}$ | Chip Select Input. Active low. Used in conjunction with $R / \bar{W}$ to load parallel data to the input latch or to read data from the DAC register. Rising edge of $\overline{\mathrm{CS}}$ loads data. |
| 13 | 15 | $\mathrm{R} / \overline{\mathrm{W}}$ | Read/Write. When low, use in conjunction with $\overline{C S}$ to load parallel data. When high, use with $\overline{C S}$ to read back contents of DAC register. |
| 14 | 16 | $V_{\text {DD }}$ | Positive Power Supply Input. These parts can be operated from a supply of 2.5 V to 5.5 V . |
| 15 | 17 | $V_{\text {ReF }}$ | DAC Reference Voltage Input Terminal. |
| 16 | 18 | $\mathrm{R}_{\text {FB }}$ | DAC Feedback Resistor Pin. Establish voltage output for the DAC by connecting to external amplifier output. |
| Not applicable |  | EPAD | Exposed Pad. The exposed pad must be connected to AGND. |

## AD5424/AD5433/AD5445



Figure 5. AD5433 Pin Configuration (TSSOP)


Figure 6. AD5433 Pin Configuration (LFCSP)

Table 5. AD5433 Pin Function Descriptions

| Pin No. |  | Mnemonic | Description |
| :---: | :---: | :---: | :---: |
| TSSOP | LFCSP |  |  |
| 1 | 19 | lout1 | DAC Current Output. |
| 2 | 20 | lout2 | DAC Analog Ground. This pin must normally be tied to the analog ground of the system. |
| 3 | 1 | GND | Ground. |
| 4 to 13 | 2 to 11 | DB9 to DB0 | Parallel Data Bits 9 to 0. |
| 14, 15 | 12,13 | NC | Not Internally Connected. |
| 16 | 14 | $\overline{\mathrm{CS}}$ | Chip Select Input. Active low. Use in conjunction with $R / \bar{W}$ to load parallel data to the input latch or to read data from the DAC register. Rising edge of $\overline{\mathrm{CS}}$ loads data. |
| 17 | 15 | R/W | Read/Write. When low, used in conjunction with $\overline{C S}$ to load parallel data. When high, use with $\overline{C S}$ to read back contents of DAC register. |
| 18 | 16 | $V_{\text {DD }}$ | Positive Power Supply Input. These parts can be operated from a supply of 2.5 V to 5.5 V . |
| 19 | 17 | $V_{\text {REF }}$ | DAC Reference Voltage Input Terminal. |
| 20 | 18 | $\mathrm{R}_{\text {Fb }}$ | DAC Feedback Resistor Pin. Establish voltage output for the DAC by connecting to external amplifier output. |
| Not applicable |  | EPAD | Exposed Pad. The exposed pad must be connected to AGND. |



Figure 7. AD5445 Pin Configuration (TSSOP)


Figure 8. AD5445 Pin Configuration (LFCSP)

Table 6. AD5445 Pin Function Descriptions

| Pin No. |  | Mnemonic | Description |
| :---: | :---: | :---: | :---: |
| TSSOP | LFCSP |  |  |
| 1 | 19 | lout1 | DAC Current Output. |
| 2 | 20 | lout2 | DAC Analog Ground. This pin must normally be tied to the analog ground of the system. |
| 3 | 1 | GND | Ground Pin. |
| 4 to 15 | 2 to 13 | DB11 to DB0 | Parallel Data Bits 11 to 0. |
| 16 | 14 | $\overline{C S}$ | Chip Select Input. Active low. Used in conjunction with $R / \bar{W}$ to load parallel data to the input latch or to read data from the DAC register. Rising edge of $\overline{C S}$ loads data. |
| 17 | 15 | R/W | Read/Write. When low, use in conjunction with $\overline{\mathrm{CS}}$ to load parallel data. When high, use with $\overline{\mathrm{CS}}$ to read back contents of DAC register. |
| 18 | 16 | $V_{\text {DD }}$ | Positive Power Supply Input. These parts can be operated from a supply of 2.5 V to 5.5 V . |
| 19 | 17 | $V_{\text {ReF }}$ | DAC Reference Voltage Input Terminal. |
| 20 | 18 | $\mathrm{R}_{\text {FB }}$ | DAC Feedback Resistor Pin. Establish voltage output for the DAC by connecting to external amplifier output. |
| Not applicable |  | EPAD | Exposed Pad. The exposed pad must be connected to AGND. |

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 9. INL vs. Code (8-Bit DAC)


Figure 10. INL vs. Code (10-Bit DAC)


Figure 11. INL vs. Code (12-Bit DAC)


Figure 12. DNL vs. Code (8-Bit DAC)


Figure 13. DNL vs. Code (10-Bit DAC)


Figure 14. DNL vs. Code (12-Bit DAC)


Figure 15. INL vs. Reference Voltage, AD5445


Figure 16. DNL vs. Reference Voltage, AD5445


Figure 17. Gain Error vs. Temperature


Figure 18. Linearity vs. VBIAS Voltage Applied to lout2, AD5445


Figure 19. Linearity vs. VBIAS Voltage Applied to lout2, AD5445



Figure 21. Gain and Offset Errors vs. VBIAS Voltage Applied to lout2


Figure 22. Linearity vs. VBAAS Voltage Applied to lout2, AD5445


Figure 23. Linearity vs. VBIAS Voltage Applied to lout2, AD5445


Figure 24. Supply Current vs. Logic Input Voltage (Driving DBO to DB11, All Other Digital Inputs at Supplies)


Figure 25. Iout 1 Leakage Current vs. Temperature



Figure 26. Supply Current vs. Temperature


Figure 27. Supply Current vs. Update Rate


Figure 28. Reference Multiplying Bandwidth vs. Frequency and Code


Figure 30. Reference Multiplying Bandwidth vs. Frequency and Compensation Capacitor


Figure 31. Midscale Transition, $V_{\text {REF }}=0 \mathrm{~V}$


Figure 32. Midscale Transition, $V_{\text {REF }}=3.5 \mathrm{~V}$


Figure 29. Reference Multiplying Bandwidth—All 1s Loaded


Figure 33. Threshold Voltages vs. Supply Voltage


Figure 34. Power Supply Rejection vs. Frequency


Figure 35. THD and Noise vs. Frequency


Figure 36. Wideband SFDR vs. fout Frequency


Figure 37. Wideband SFDR vs. fout Frequency



Figure 38. Wideband SFDR, $f_{\text {OUT }}=100 \mathrm{kHz}$, Clock $=25 \mathrm{MHz}$


Figure 39. Wideband SFDR, $f_{\text {OUT }}=500 \mathrm{kHz}$, Clock $=10 \mathrm{MHz}$


Figure 40. Wideband SFDR, fout $=50 \mathrm{kHz}$, Clock $=10 \mathrm{MHz}$


Figure 41. Narrow-Band Spectral Response, $f_{\text {out }}=500 \mathrm{kHz}$, Clock $=25 \mathrm{MHz}$


Figure 42. Narrow-Band SFDR, $f_{\text {OUT }}=100 \mathrm{kHz}, M C L K=25 \mathrm{MHz}$


Figure 43. Narrow-Band $I M D, f_{\text {out }}=400 \mathrm{kHz}, 500 \mathrm{kHz}$, Clock $=10 \mathrm{MHz}$


Figure 44. Narrow-Band $I M D, f_{\text {out }}=90 \mathrm{kHz}, 100 \mathrm{kHz}$, Clock $=10 \mathrm{MHz}$


Figure 45. Narrow-Band $I M D, f_{\text {OUT }}=40 \mathrm{kHz}, 50 \mathrm{kHz}, \mathrm{Clock}=10 \mathrm{MHz}$


Figure 46. Wideband $I M D, f_{\text {Out }}=90 \mathrm{kHz}, 100 \mathrm{kHz}$, Clock $=25 \mathrm{MHz}$


Figure 47. Wideband $I M D, f_{\text {Out }}=60 \mathrm{kHz}, 50 \mathrm{kHz}$, Clock $=10 \mathrm{MHz}$

## TERMINOLOGY

## Relative Accuracy

Relative accuracy or endpoint nonlinearity is a measure of the maximum deviation from a straight line passing through the endpoints of the DAC transfer function. It is measured after adjusting zero scale and full scale and is normally expressed in LSBs or as a percentage of full-scale reading.

## Differential Nonlinearity

Differential nonlinearity is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified differential nonlinearity of -1 LSB maximum over the operating temperature range ensures monotonicity.

## Gain Error

Gain error or full-scale error is a measure of the output error between an ideal DAC and the actual device output. For these DACs, ideal maximum output is $V_{\text {ref }}-1$ LSB. Gain error of the DACs is adjustable to 0 with external resistance.

## Output Leakage Current

Output leakage current is current that flows in the DAC ladder switches when these are turned off. For the Iout 1 terminal, it can be measured by loading all 0 s to the DAC and measuring the Iour 1 current. Minimum current flows in the Iout 2 line when the DAC is loaded with all 1 s .

## Output Capacitance

Capacitance from Iour1, or Iour2, to AGND.

## Output Current Settling Time

This is the amount of time it takes for the output to settle to a specified level for a full-scale input change. For these devices, it is specified with a $100 \Omega$ resistor to ground.
The settling time specification includes the digital delay from the $\overline{\mathrm{CS}}$ rising edge to the full-scale output change.

## Digital-to-Analog Glitch Impulse

The amount of charge injected from the digital inputs to the analog output when the inputs change state. This is normally specified as the area of the glitch in either pA seconds or nV seconds, depending upon whether the glitch is measured as a current or voltage signal.

## Digital Feedthrough

When the device is not selected, high frequency logic activity on the device digital inputs can be capacitively coupled through the device to show up as noise on the Iout pins and subsequently in the following circuitry. This noise is called digital feedthrough.

## Multiplying Feedthrough Error

This is the error due to capacitive feedthrough from the DAC reference input to the DAC Iour 1 terminal when all 0 s are loaded to the DAC.

## Total Harmonic Distortion (THD)

The DAC is driven by an ac reference. The ratio of the rms sum of the harmonics of the DAC output to the fundamental value is the THD. Usually only the lower order harmonics are included, such as second to fifth.

$$
T H D=20 \log \frac{\sqrt{\left(V_{2}^{2}+V_{3}^{2}+V_{4}^{2}+V_{5}^{2}\right)}}{V_{1}}
$$

## Digital Intermodulation Distortion

Second-order intermodulation distortion (IMD) measurements are the relative magnitude of the fa and fb tones generated digitally by the DAC and the second-order products at $2 \mathrm{fa}-\mathrm{fb}$ and $2 \mathrm{fb}-\mathrm{fa}$.

## Spurious-Free Dynamic Range (SFDR)

SFDR is the usable dynamic range of a DAC before spurious noise interferes or distorts the fundamental signal. It is measured by the difference in amplitude between the fundamental and the largest harmonically or nonharmonically related spur from dc to full Nyquist bandwidth (half the DAC sampling rate, or $\mathrm{f}_{\mathrm{s}} / 2$ ). Narrow-band SFDR is a measure of SFDR over an arbitrary window size, in this case, $50 \%$ of the fundamental. Digital SFDR is a measure of the usable dynamic range of the DAC when the signal is a digitally generated sine wave.

## THEORY OF OPERATION

The AD5424, AD5433, and AD5445 are 8-, 10-, and 12-bit current output DACs consisting of a standard inverting R-2R ladder configuration. A simplified diagram for the 8-bit AD5424 is shown in Figure 48. The matching feedback resistor $\mathrm{R}_{\mathrm{FB}}$ has a value of $R$. The value of $R$ is typically $10 \mathrm{k} \Omega$ (minimum $8 \mathrm{k} \Omega$ and maximum $12 \mathrm{k} \Omega$ ). If Iout 1 and Iout 2 are kept at the same potential, a constant current flows in each ladder leg, regardless of digital input code. Therefore, the input resistance presented at $V_{\text {ReF }}$ is always constant and nominally of resistance value $R$. The DAC output (Iout) is code-dependent, producing various resistances and capacitances. External amplifier choice must take into account the variation in impedance generated by the DAC on the amplifiers inverting input node.


Figure 48. Simplified Ladder
Access is provided to the $\mathrm{V}_{\mathrm{ref}}, \mathrm{R}_{\mathrm{ff}}$, Iout 1 , and Iout 2 terminals of the DAC, making the device extremely versatile and allowing it to be configured in several different operating modes, for example, to provide a unipolar output, 4-quadrant multiplication in bipolar mode or in single-supply modes of operation. Note that a matching switch is used in series with the internal $\mathrm{R}_{\mathrm{FB}}$ feedback resistor. If users attempt to measure $\mathrm{R}_{\mathrm{FB}}$, power must be applied to $\mathrm{V}_{\mathrm{DD}}$ to achieve continuity.

## CIRCUIT OPERATION

## Unipolar Mode

Using a single op amp, these devices can easily be configured to provide 2-quadrant multiplying operation or a unipolar output voltage swing, as shown in Figure 49.
When an output amplifier is connected in unipolar mode, the output voltage is given by

$$
V_{O U T}=-V_{R E F} \times \frac{D}{2^{n}}
$$

where D is the fractional representation of the digital word loaded to the DAC and $n$ is the resolution of the DAC.

$$
\begin{aligned}
\mathrm{D} & =0 \text { to } 255(8 \text {-bit AD5424) } \\
& =0 \text { to } 1023(10-\text { bit AD5433) } \\
& =0 \text { to } 4095(12 \text {-bit AD5445) }
\end{aligned}
$$

Note that the output voltage polarity is opposite to the $V_{\text {ref }}$ polarity for dc reference voltages.
These DACs are designed to operate with either negative or positive reference voltages. The $\mathrm{V}_{\mathrm{DD}}$ power pin is only used by the internal digital logic to drive the DAC switches' on and off states.

These DACs are also designed to accommodate ac reference input signals in the range of -10 V to +10 V .
With a fixed 10 V reference, the circuit shown in Figure 49 gives a unipolar 0 V to -10 V output voltage swing. When $\mathrm{V}_{\text {IN }}$ is an ac signal, the circuit performs 2-quadrant multiplication.
Table 7 shows the relationship between digital code and expected output voltage for unipolar operation (AD5424, 8-bit device).

Table 7. Unipolar Code Table

| Digital Input | Analog Output (V) |
| :--- | :--- |
| 11111111 | $-V_{\text {REF }}(255 / 256)$ |
| 10000000 | $-V_{\text {REF }}(128 / 256)=-V_{\text {REF }} / 2$ |
| 00000001 | $V_{\text {REF }}(1 / 256)$ |
| 00000000 | $V_{\text {REF }}(0 / 256)=0$ |



Figure 49. Unipolar Operation


Figure 50. Bipolar Operation (4-Quadrant Multiplication)

## BIPOLAR OPERATION

In some applications, it can be necessary to generate full 4-quadrant multiplying operation or a bipolar output swing. This can be easily accomplished by using another external amplifier and some external resistors, as shown in Figure 50. In this circuit, the second amplifier, A2, provides a gain of 2. Biasing the external amplifier with an offset from the reference voltage, results in full 4 -quadrant multiplying operation. The transfer function of this circuit shows that both negative and positive output voltages are created as the input data (D) is incremented from code zero ( Vout $=-\mathrm{V}_{\text {ref }}$ ) to midscale ( Vout $=0 \mathrm{~V}$ ) to full scale ( $\mathrm{Vout}_{\text {out }}=+\mathrm{V}_{\text {ref }}$ ).

$$
V_{O U T}=\left(V_{R E F} \times D / 2^{n-1}\right)-V_{R E F}
$$

where D is the fractional representation of the digital word loaded to the DAC and n is the resolution of the DAC.

$$
\begin{aligned}
\mathrm{D} & =0 \text { to } 255(8 \text {-bit AD5424) } \\
& =0 \text { to } 1023(10 \text {-bit AD5433) } \\
& =0 \text { to } 4095(12 \text {-bit AD5445) }
\end{aligned}
$$

When $\mathrm{V}_{\text {IN }}$ is an ac signal, the circuit performs 4-quadrant multiplication.

Table 8 shows the relationship between digital code and the expected output voltage for bipolar operation (AD5424, 8 -bit device).

Table 8. Bipolar Code Table

| Digital Input | Analog Output (V) |
| :--- | :--- |
| 11111111 | $+V_{\text {REF }}(127 / 128)$ |
| 10000000 | 0 |
| 00000001 | $-V_{\text {REF }}(127 / 128)$ |
| 00000000 | $-V_{\text {REF }}(128 / 128)$ |

## Stability

In the I-to-V configuration, the Iout of the DAC and the inverting node of the op amp must be connected as closely as possible and proper PCB layout techniques must be employed. Since every code change corresponds to a step function, gain peaking can occur if the op amp has limited GBP and there is excessive parasitic capacitance at the inverting node. This parasitic capacitance introduces a pole into the open-loop response, which can cause ringing or instability in closed-loop applications.
An optional compensation capacitor, C 1 , can be added in parallel with $\mathrm{R}_{\mathrm{FB}}$ for stability, as shown in Figure 49 and Figure 50. Too small a value of C 1 can produce ringing at the output, while too large a value can adversely affect the settling time. C 1 must be found empirically, but 1 pF to 2 pF is generally adequate for compensation.

## SINGLE-SUPPLY APPLICATIONS

## Current Mode Operation

The current mode circuit in Figure 51 shows a typical circuit for operation with a single 2.5 V to 5 V supply. Iour 2 and therefore Iout 1 is biased positive by the amount applied to $\mathrm{V}_{\text {bias. }}$. In this configuration, the output voltage is given by

$$
V_{\text {OUT }}=\left[D \times\left(R_{F B} / R_{D A C}\right) \times\left(V_{B I A S}-V_{I N}\right)\right]+V_{B I A S}
$$

As D varies from 0 to 255 (AD5424), 0 to 1023 (AD5433), or 0 to 4095 (AD5445), the output voltage varies from

$$
V_{\text {OUT }}=V_{\text {BIAS }} \text { to } V_{\text {OUT }}=2 V_{\text {BIAS }}-V_{I N}
$$

$V_{\text {bias }}$ must be a low impedance source capable of sinking and sourcing all possible variations in current at the Iout 2 terminal.

notes:

1. ADDITIONAL PINS OMITTED FOR CLARITY
2. C1 PHASE COMPENSATION (1pF TO 2pF) MAY BE REQUIRED IF A1 IS A HIGH SPEED AMPLIFIER.

Figure 51. Single-Supply Current Mode Operation
It is important to note that $\mathrm{V}_{\text {IN }}$ is limited to low voltages because the switches in the DAC ladder no longer have the same sourcedrain drive voltage. As a result, there on resistance differs and the linearity of the DAC degrades.

## Voltage Switching Mode of Operation

Figure 52 shows these DACs operating in the voltage-switching mode. The reference voltage, $\mathrm{V}_{\text {IN }}$, is applied to the Iour 1 pin, Iout 2 is connected to AGND, and the output voltage is available at the $V_{\text {ref }}$ terminal. In this configuration, a positive reference voltage results in a positive output voltage, making single-supply operation possible. The output from the DAC is a voltage at a constant impedance (the DAC ladder resistance), thus an op amp is necessary to buffer the output voltage. The reference input no longer sees a constant input impedance, but one that varies with code. Therefore, the voltage input must be driven from a low impedance source.


Figure 52. Single-Supply Voltage-Switching Mode Operation
It is important to note that $\mathrm{V}_{\text {IN }}$ is limited to low voltages because the switches in the DAC ladder no longer have the same sourcedrain drive voltage. As a result, there on resistance differs, which degrades the linearity of the DAC. See Figure 18 to Figure 23. Also, $\mathrm{V}_{\text {IN }}$ must not go negative by more than 0.3 V ; otherwise, an internal diode turns on, exceeding the maximum ratings of the device. In this type of application, the full range of multiplying capability of the DAC is lost.

## ADDING GAIN

In applications where the output voltage is required to be greater than $\mathrm{V}_{\text {IN }}$, gain can be added with an additional external amplifier or it can be achieved in a single stage. It is important to consider the effect of the temperature coefficients of the thin film resistors of the DAC. Simply placing a resistor in series with the $\mathrm{R}_{\mathrm{FB}}$ resistor causes mismatches in the temperature coefficients and results in larger gain temperature coefficient errors. Instead, the circuit shown in Figure 53 is a recommended method of increasing the gain of the circuit. R1, R2, and R3 must have similar temperature coefficients, but they need not match the temperature coefficients of the DAC. This approach is recommended in circuits where gains greater than 1 are required. Note that $\mathrm{R}_{\mathrm{FB}} \gg \mathrm{R} 2| | \mathrm{R} 3$ and take into consideration a gain error percentage of $100 \times(\mathrm{R} 2| | \mathrm{R} 3) / \mathrm{R}_{\mathrm{FB}}$.


Figure 53. Increasing the Gain of the Current Output DAC

## DACS USED AS A DIVIDER OR PROGRAMMABLE GAIN ELEMENT

Current steering DACs are very flexible and lend themselves to many different applications. If this type of DAC is connected as the feedback element of an op amp and $\mathrm{R}_{\mathrm{FB}}$ is used as the input resistor, as shown in Figure 54, then the output voltage is inversely proportional to the digital input fraction, D.
For $D=1-2^{-n}$ the output voltage is
$V_{\text {out }}=-V_{\text {IN }} / D=-V_{\text {IN }} /\left(1-2^{-n}\right)$

As D is reduced, the output voltage increases. For small values of $D$, it is important to ensure that the amplifier does not saturate and that the required accuracy is met.
For example, in the circuit shown in Figure 54, an 8-bit DAC driven with the binary code $0 \times 10$ ( 00010000 ), that is, 16 decimal, must cause the output voltage to be $16 \times \mathrm{V}_{\text {IN }}$. However, if the DAC has a linearity specification of $\pm 0.5 \mathrm{LSB}$, then D can in fact have a weight anywhere in the range $15.5 / 256$ to $16.5 / 256$ so that the possible output voltage falls in the range $15.5 \mathrm{~V}_{\text {IN }}$ to $16.5 \mathrm{~V}_{\mathrm{IN}} —$ an error of $3 \%$ even though the DAC itself has a maximum error of $0.2 \%$.


Figure 54. Current-Steering DAC Used as a Divider or Programmable Gain Element

DAC leakage current is also a potential error source in divider circuits. The leakage current must be counterbalanced by an opposite current supplied from the op amp through the DAC. Since only a fraction, D , of the current into the $\mathrm{V}_{\text {ref }}$ terminal is routed to the Iour 1 terminal, the output voltage has to change as follows:

Output Error Voltage due to DAC Leakage $=($ Leakage $\times R) / D$ where R is the DAC resistance at the $\mathrm{V}_{\text {REF }}$ terminal.

For a DAC leakage current of $10 \mathrm{nA}, \mathrm{R}=10 \mathrm{k} \Omega$, and a gain (that is, $1 / \mathrm{D}$ ) of 16 , the error voltage is 1.6 mV .

Table 9. Suitable ADI Precision References

| Device No. | Output Voltage (V) | Initial Tolerance (\%) | Temp Drift (ppm/ ${ }^{\circ} \mathbf{C}$ ) | Iss (mA) | Output Noise ( $\boldsymbol{\mu V} \mathbf{~ p - p )}$ | Package |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| ADR01 | 10 | 0.05 | 3 | 1 | 20 | SOIC |
| ADR01 | 10 | 0.05 | 9 | 1 | 20 | TSOT-23, SC70 |
| ADR02 | 5 | 0.06 | 3 | 1 | 10 | SOIC |
| ADR02 | 5 | 0.06 | 9 | 1 | TSOT-23, SC70 |  |
| ADR03 | 2.5 | 0.10 | 3 | 6 | SOIC |  |
| ADR03 | 2.5 | 0.10 | 9 | 1 | TSOT-23, SC70 |  |
| ADR06 | 3 | 0.10 | 3 | 6 | SOIC |  |
| ADR06 | 3 | 0.10 | 9 | 1 | TSOT-23, SC70 |  |
| ADR431 | 2.5 | 0.04 | 3 | 10 | SOIC |  |
| ADR435 | 5 | 0.04 | 3 | 0.8 | SOIC |  |
| ADR391 | 2.5 | 0.16 | 9 | 8 | TSOT-23 |  |
| ADR395 | 5 | 0.10 | 9 | 5 | TSOT-23 |  |

Table 10. Suitable ADI Precision Op Amps

| Device No. | Supply Voltage (V) | Vos (Max) ( $\mu \mathrm{V}$ ) | $\mathrm{IB}_{\text {( }}(\mathrm{Max})(\mathrm{nA})$ | $\begin{aligned} & 0.1 \mathrm{~Hz} \text { to } 10 \mathrm{~Hz} \\ & \text { Noise ( } \mu \mathrm{V} \text { p-p) } \end{aligned}$ | Supply Current ( $\mu \mathrm{A}$ ) | Package |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OP97 | $\pm 2$ to $\pm 20$ | 25 | 0.1 | 0.5 | 600 | SOIC |
| OP1177 | $\pm 2.5$ to $\pm 15$ | 60 | 2 | 0.4 | 500 | MSOP, SOIC |
| AD8551 | 2.7 to 5 | 5 | 0.05 | 1 | 975 | MSOP, SOIC |
| AD8603 | 1.8 to 6 | 50 | 0.001 | 2.3 | 50 | TSOT |
| AD8628 | 2.7 to 6 | 5 | 0.1 | 0.5 | 850 | TSOT, SOIC |

Table 11. Suitable ADI High Speed Op Amps

| Device No. | Supply Voltage (V) | BW at ACL (MHz) | Slew Rate (V/ $\boldsymbol{\mu s})$ | $\mathbf{V o s}_{\text {os }}(\mathbf{M a x})(\boldsymbol{\mu V})$ | $\mathbf{I}_{\mathbf{B}}(\mathbf{M a x})(\mathbf{n A})$ | Package |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| AD8065 | 5 to 24 | 145 | 180 | 1500 | 6000 | SOIC, SOT-23, MSOP |
| AD8021 | $\pm 2.5$ to $\pm 12$ | 490 | 120 | 1000 | 10500 | SOIC, MSOP |
| AD8038 | 3 to 12 | 350 | 425 | 3000 | 750 | SOIC, SC70-5 |
| AD9631 | $\pm 3$ to $\pm 6$ | 320 | 1300 | 10000 | 7000 | SOIC |

## REFERENCE SELECTION

When selecting a reference for use with the AD5424/AD5433/ AD5445 family of current output DACs, pay attention to the output voltage temperature coefficient specification of the reference. This parameter not only affects the full-scale error, but can also affect the linearity (INL and DNL) performance. The reference temperature coefficient must be consistent with the system accuracy specifications. For example, an 8-bit system required to hold its overall specification to within 1 LSB over the temperature range $0^{\circ} \mathrm{C}$ to $50^{\circ} \mathrm{C}$ dictates that the maximum system drift with temperature must be less than $78 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$.
A 12-bit system with the same temperature range to overall specification within 2 LSBs requires a maximum drift of $10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$. By choosing a precision reference with low output temperature coefficient this error source can be minimized. Table 9 suggests some references available from Analog Devices that are suitable for use with this range of current output DACs.

## AMPLIFIER SELECTION

The primary requirement for the current-steering mode is an amplifier with low input bias currents and low input offset voltage. The input offset voltage of an op amp is multiplied by the variable gain (due to the code dependent output resistance of the DAC) of the circuit. A change in the noise gain between two adjacent digital fractions produces a step change in the output voltage due to the amplifier's input offset voltage. This output voltage change is superimposed on the desired change in output between the two codes and gives rise to a differential linearity error, which, if large enough, can cause the DAC to be nonmonotonic. In general, the input offset voltage must be $<1 / 4$ LSB to ensure monotonic behavior when stepping through codes.

The input bias current of an op amp also generates an offset at the voltage output as a result of the bias current flowing into the feedback resistor, $\mathrm{R}_{\mathrm{Fb}}$. Most op amps have input bias currents low enough to prevent significant errors in 12-bit applications.
Common-mode rejection of the op amp is important in voltageswitching circuits, since it produces a code dependent error at the voltage output of the circuit. Most op amps have adequate common mode rejection for use at 8 -, 10 -, and 12 -bit resolution.

Provided the DAC switches are driven from true wideband low impedance sources ( $\mathrm{V}_{\text {IN }}$ and AGND), they settle quickly. Consequently, the slew rate and settling time of a voltage switching DAC circuit is determined largely by the output op amp. To obtain minimum settling time in this configuration, it is important to minimize capacitance at the $\mathrm{V}_{\text {ref }}$ node (voltage output node in this application) of the DAC. This is done by using low inputs capacitance buffer amplifiers and careful board design.

Most single-supply circuits include ground as part of the analog signal range, which in turns requires an amplifier that can handle rail-to-rail signals. There is a large range of single-supply amplifiers available from Analog Devices.

## PARALLEL INTERFACE

Data is loaded to the AD5424/AD5433/AD5445 in the format of an 8-, 10-, or 12-bit parallel word. Control lines $\overline{\mathrm{CS}}$ and $\mathrm{R} / \overline{\mathrm{W}}$ allow data to be written to or read from the DAC register. A write event takes place when $\overline{\mathrm{CS}}$ and $\mathrm{R} / \overline{\mathrm{W}}$ are brought low, data available on the data lines fills the shift register, and the rising edge of $\overline{\mathrm{CS}}$ latches the data and transfers the latched data-word to the DAC register. The DAC latches are not transparent, thus a write sequence must consist of a falling and rising edge on $\overline{\mathrm{CS}}$ to ensure that data is loaded to the DAC register and its analog equivalent is reflected on the DAC output.

A read event takes place when $R / \bar{W}$ is held high and $\overline{\mathrm{CS}}$ is brought low. New data is loaded from the DAC register back to the input register and out onto the data line where it can be read back to the controller for verification or diagnostic purposes.

## MICROPROCESSOR INTERFACING

## ADSP-2191M-to-AD5424/AD5433/AD5445 Interface

Figure 55 shows the AD5424/AD5433/AD5445 interfaced to the ADSP-2191M as a memory-mapped device. A single wait state can be necessary to interface the AD5424/AD5433/ AD5445 to the ADSP-2191M, depending on the clock speed of the DSP. The wait state can be programmed via the data memory wait state control register of the ADSP-2191M (see the ADSP 21xx Processors: Manuals for details).


Figure 55. ADSP-2191M-to-AD5424/AD5433/AD5445 Interface

## 8xC51-to-AD5424/AD5433/AD5445 Interface

Figure 56 shows the interface between the AD5424/AD5433/ AD5445 and the 8 xC 51 family of DSPs. To facilitate external data memory access, the address latch enable (ALE) mode is enabled. The low byte of the address is latched with this output pulse during access to external memory. AD0 to AD7 are the multiplexed low order addresses and data bus and require strong internal pull-ups when emitting 1s. During access to external memory, A8 to A15 are the high order address bytes. Since these ports are open drained, they also require strong internal pull-ups when emitting 1s.

*ADDITIONAL PINS OMITTED FOR CLARITY
Figure 56. 8xC51-to-AD5424/AD5433/AD5445 Interface

## Blackfin Processor-to-AD5424/AD5433/AD5445 Interface

Figure 57 shows a typical interface between the AD5424/ AD5433/AD5445 and the Blackfin processor family of DSPs. The asynchronous memory write cycle of the processor drives the digital inputs of the DAC. The $\overline{\mathrm{AMS}} \mathrm{x}$ line is actually four memory select lines. Internal ADDR lines are decoded into $\overline{\mathrm{AMS}}_{3-0}$, these lines are then inserted as chip selects. The rest of the interface is a standard handshaking operation.


Figure 57. Blackfin Processor-to-AD5424/AD5433/AD5445 Interface

## PCB LAYOUT AND POWER SUPPLY DECOUPLING

In any circuit where accuracy is important, careful consideration of the power supply and ground return layout helps to ensure the rated performance. Design the printed circuit board on which the AD5424/AD5433/AD5445 is mounted so that the analog and digital sections are separated and confined to certain areas of the board. If the DAC is in a system where multiple devices require an AGND-to-DGND connection, make the connection at one point only. Establish the star ground point as close as possible to the device.

These DACs must have ample supply bypassing of $10 \mu \mathrm{~F}$ in parallel with $0.1 \mu \mathrm{~F}$ on the supply, located as close to the package as possible and ideally right up against the device. The $0.1 \mu \mathrm{~F}$ capacitor must have low effective series resistance (ESR) and effective series inductance (ESI), like the common ceramic types that provide a low impedance path to ground at high frequencies, to handle transient currents due to internal logic switching. Low ESR $1 \mu \mathrm{~F}$ to $10 \mu \mathrm{~F}$ tantalum or electrolytic capacitors must also be applied at the supplies to minimize transient disturbance and filter out low frequency ripple.

Shield fast switching signals such as clocks with digital ground to avoid radiating noise to other parts of the board and must never be run near the reference inputs.

Avoid crossover of digital and analog signals. Running traces on opposite sides of the board at right angles to each other reduces the effects of feedthrough through the board. A microstrip technique is by far the best, but not always possible with a double-sided board. In this technique, the component side of the board is dedicated to the ground plane, while signal traces are placed on the solder side.

It is good practice to employ compact, minimum lead length PCB layout design. Ensure that leads to the input are as short as possible to minimize IR drops and stray inductance.
Match the PCB metal traces between $\mathrm{V}_{\text {REF }}$ and $\mathrm{R}_{\mathrm{FB}}$ to minimize gain error. To maximize high frequency performance, locate the I-to-V amplifier as close to the device as possible.

Table 12. Overview of the AD5424/AD5433/AD5445 and Related Multiplying DACs

| Part No. | Resolution | No. DACs | INL(LSB) | Interface | Package | Features |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AD5424 | 8 | 1 | $\pm 0.25$ | Parallel | RU-16, CP-20 | $10 \mathrm{MHz} \mathrm{BW}, 17 \mathrm{~ns} \overline{\mathrm{CS}}$ pulse width |
| AD5426 | 8 | 1 | $\pm 0.25$ | Serial | RM-10 | $10 \mathrm{MHz} \mathrm{BW}, 50 \mathrm{MHz}$ serial |
| AD5428 | 8 | 2 | $\pm 0.25$ | Parallel | RU-20 | $10 \mathrm{MHz} \mathrm{BW}, 17 \mathrm{~ns} \overline{\mathrm{CS}}$ pulse width |
| AD5429 | 8 | 2 | $\pm 0.25$ | Serial | RU-10 | $10 \mathrm{MHz} \mathrm{BW}, 50 \mathrm{MHz}$ serial |
| AD5450 | 8 | 1 | $\pm 0.25$ | Serial | RJ-8 | 10 MHz BW, 50 MHz serial |
| AD5432 | 10 | 1 | $\pm 0.5$ | Serial | RM-10 | $10 \mathrm{MHz} \mathrm{BW}, 50 \mathrm{MHz}$ serial |
| AD5433 | 10 | 1 | $\pm 0.5$ | Parallel | RU-20, CP-20 | $10 \mathrm{MHz} \mathrm{BW}, 17 \mathrm{~ns} \overline{\mathrm{CS}}$ pulse width |
| AD5439 | 10 | 2 | $\pm 0.5$ | Serial | RU-16 | 10 MHz BW, 50 MHz serial |
| AD5440 | 10 | 2 | $\pm 0.5$ | Parallel | RU-24 | 10 MHz BW, $17 \mathrm{~ns} \overline{\mathrm{CS}}$ pulse width |
| AD5451 | 10 | 1 | $\pm 0.25$ | Serial | RJ-8 | $10 \mathrm{MHz} \mathrm{BW}, 50 \mathrm{MHz}$ serial |
| AD5443 | 12 | 1 | $\pm 1$ | Serial | RM-10 | 10 MHz BW, 50 MHz serial |
| AD5444 | 12 | 1 | $\pm 0.5$ | Serial | RM-8 | 50 MHz serial interface |
| AD5415 | 12 | 2 | $\pm 1$ | Serial | RU-24 | $10 \mathrm{MHz} \mathrm{BW}, 50 \mathrm{MHz}$ serial |
| AD5405 | 12 | 2 | $\pm 1$ | Parallel | CP-40 | $10 \mathrm{MHz} \mathrm{BW}, 17 \mathrm{~ns} \overline{\mathrm{CS}}$ pulse width |
| AD5445 | 12 | 2 | $\pm 1$ | Parallel | RU-20, CP-20 | $10 \mathrm{MHz} \mathrm{BW}, 17 \mathrm{~ns} \overline{\mathrm{CS}}$ pulse width |
| AD5447 | 12 | 2 | $\pm 1$ | Parallel | RU-24 | 10 MHz BW, $17 \mathrm{~ns} \overline{\mathrm{CS}}$ pulse width |
| AD5449 | 12 | 2 | $\pm 1$ | Serial | RU-16 | 10 MHz BW, 50 MHz serial |
| AD5452 | 12 | 1 | $\pm 0.5$ | Serial | RJ-8, RM-8 | $10 \mathrm{MHz} \mathrm{BW}, 50 \mathrm{MHz}$ serial |
| AD5446 | 14 | 1 | $\pm 1$ | Serial | RM-8 | $10 \mathrm{MHz} \mathrm{BW}, 50 \mathrm{MHz}$ serial |
| AD5453 | 14 | 1 | $\pm 2$ | Serial | UJ-8, RM-8 | $10 \mathrm{MHz} \mathrm{BW}, 50 \mathrm{MHz}$ serial |
| AD5553 | 14 | 1 | $\pm 1$ | Serial | RM-8 | $4 \mathrm{MHz} \mathrm{BW}, 50 \mathrm{MHz}$ serial clock |
| AD5556 | 14 | 1 | $\pm 1$ | Parallel | RU-28 | $4 \mathrm{MHz} \mathrm{BW}, 20 \mathrm{~ns} \overline{\mathrm{WR}}$ pulse width |
| AD5555 | 14 | 2 | $\pm 1$ | Serial | RM-8 | 4 MHz BW, 50 MHz serial clock |
| AD5557 | 14 | 2 | $\pm 1$ | Parallel | RU-38 | 4 MHz BW, $20 \mathrm{~ns} \overline{\mathrm{WR}}$ pulse width |
| AD5543 | 16 | 1 | $\pm 2$ | Serial | RM-8 | 4 MHz BW, 50 MHz serial clock |
| AD5546 | 16 | 1 | $\pm 2$ | Parallel | RU-28 | 4 MHz BW, $20 \mathrm{~ns} \overline{\mathrm{WR}}$ pulse width |
| AD5545 | 16 | 2 | $\pm 2$ | Serial | RU-16 | $4 \mathrm{MHz} \mathrm{BW}, 50 \mathrm{MHz}$ serial clock |
| AD5547 | 16 | 2 | $\pm 2$ | Parallel | RU-38 | 4 MHz BW, 20 ns WR pulse width |

## OUTLINE DIMENSIONS



Figure 58. 16-Lead Thin Shrink Small Outline Package [TSSOP] (RU-16)
Dimensions shown in millimeters


Figure 59. 20-Lead Thin Shrink Small Outline Package [TSSOP]
Dimensions shown in millimeters


[^0]:    ${ }^{1}$ Guaranteed by design, not subject to production test.
    ${ }^{2}$ Specification measured with OP27.

[^1]:    ${ }^{1}$ Guaranteed by design, not subject to production test.

