



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



FEATURES

- Quad parametric measurement unit (PMU)
 - FV, FI, FN (high-Z), MV, MI functions
- 4 programmable current ranges (internal R_{SENSE})
 - $\pm 5 \mu\text{A}$, $\pm 20 \mu\text{A}$, $\pm 200 \mu\text{A}$, and $\pm 2 \text{mA}$
- 1 programmable current range up to $\pm 80 \text{mA}$ (external R_{SENSE})
- 22.5 V FV range with asymmetrical operation
- Integrated 16-bit DACs provide programmable levels
- Gain and offset correction on chip
- Low capacitance outputs suited to relayless systems
- On-chip comparators per channel
- FI voltage clamps and FV current clamps
- Guard drive amplifier
- System PMU connections
- Programmable temperature shutdown
- SPI- and LVDS-compatible interfaces
- Compact 80-lead TQFP with exposed pad (top or bottom)

APPLICATIONS

- Automated test equipment (ATE)
 - Per-pin parametric measurement unit
 - Continuity and leakage testing
 - Device power supply
- Instrumentation
 - Source measure unit (SMU)
 - Precision measurement

FUNCTIONAL BLOCK DIAGRAM




Figure 1.

Rev. E

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

AD5522* PRODUCT PAGE QUICK LINKS

Last Content Update: 02/23/2017

COMPARABLE PARTS

View a parametric search of comparable parts.

EVALUATION KITS

- AD5522 Evaluation Board

DOCUMENTATION

Data Sheet

- AD5522: Quad Parametric Measurement Unit with Integrated 16-Bit Level Setting DACs Datasheet

User Guides

- User Guide for the AD5522 Evaluation board

REFERENCE DESIGNS

- CN0104

DESIGN RESOURCES

- AD5522 Material Declaration
- PCN-PDN Information
- Quality And Reliability
- Symbols and Footprints

DISCUSSIONS

View all AD5522 EngineerZone Discussions.

SAMPLE AND BUY

Visit the product page to see pricing options.

TECHNICAL SUPPORT

Submit a technical question or find your regional support number.

DOCUMENT FEEDBACK

Submit feedback for this data sheet.

TABLE OF CONTENTS

Features	1	Calibration.....	38
Applications.....	1	Additional Calibration.....	39
Functional Block Diagram	1	System Level Calibration.....	39
Revision History	3	Circuit Operation	40
General Description	4	Force Voltage (FV) Mode.....	40
Specifications.....	6	Force Current (FI) Mode.....	41
Timing Characteristics	11	Serial Interface	42
Absolute Maximum Ratings.....	15	SPI Interface	42
Thermal Resistance	15	LVDS Interface.....	42
ESD Caution.....	15	Serial Interface Write Mode.....	42
Pin Configurations and Function Descriptions	16	RESET Function	42
Typical Performance Characteristics	22	BUSY and LOAD Functions	42
Terminology	29	Register Update Rates.....	44
Theory of Operation	30	Register Selection	44
Force Amplifier.....	30	Write System Control Register	46
Comparators.....	30	Write PMU Register.....	48
Clamps	30	Write DAC Register	50
Current Range Selection.....	31	Read Registers.....	53
High Current Ranges	31	Readback of System Control Register.....	54
Measure Current Gains.....	32	Readback of PMU Register	55
VMID Voltage.....	32	Readback of Comparator Status Register.....	56
Choosing Power Supply Rails	33	Readback of Alarm Status Register.....	56
Measure Output (MEASOUTx Pins).....	33	Readback of DAC Register.....	57
Device Under Test Ground (DUTGND).....	33	Applications Information	58
Guard Amplifier	34	Power-On Default	58
Compensation Capacitors	34	Setting Up the Device on Power-On	58
System Force and Sense Switches.....	35	Changing Modes	59
Temperature Sensor	35	Required External Components.....	59
DAC Levels.....	36	Power Supply Decoupling	60
Offset DAC.....	36	Power Supply Sequencing	60
Gain and Offset Registers.....	36	Typical Application for the AD5522.....	60
Cached X2 Registers.....	37	Outline Dimensions	62
Reference Voltage (VREF).....	37	Ordering Guide	63
Reference Selection	37		

REVISION HISTORY**5/12—Rev. D to Rev. E**

Change to MV Transfer Function, Table 1133

2/11—Rev. C to Rev. D

Changes to Measure Current, Gain Error Tempco Parameter....6

Changes to Force Current, Common Mode Error (Gain = 5)
and Common Mode Error (Gain = 10) Parameters7

Changes to Figure 5.....13

Changes to Figure 6.....14

Changes to Figure 1522

Changes to High Current Ranges Section31

Changes to Gain and Offset Registers Section36

Changes to Endnote 1 in Table 17 and Figure 56.....43

Changes to Register Update Rates and Figure 5744

Changes to Bit 15 to Bit 0 Description in Table 2850

5/10—Rev. B to Rev. C

Changes to Compensation Capacitors Section34

Changes to Gain and Offset Registers Section36

Changes to Table 14 and Reducing Zero-Scale Error Section...38

Changes to Serial Interface Write Mode Section and $\overline{\text{BUSY}}$ and
 $\overline{\text{LOAD}}$ Functions Section42

Changes to Table 1743

Added Table 18; Renumbered Sequentially43

Changes to Register Update Rates Section44

Changes to Table 2346

Changes to Table 3154

10/09—Rev. A to Rev. B

Changes to Table 16

Changes to Table 211

Added Figure 13 and Figure 15; Renumbered Sequentially22

Added Figure 1623

Changes to Figure 2123

Changes to Clamps Section30

Changes to Table 22, Bit 21 to Bit 18 Description44

Changes to Table 25, Bit 9 Description47

Changes to Table 2849

Changes to Figure 5959

10/08—Rev. 0 to Rev. A

Changes to Table 16

Change to 4 DAC X1 Parameter, Table 211

Changes to Table 312

Change to Reflow Soldering Parameter, Table 4.....15

Changes to Figure 18, Figure 19, Figure 20, and Figure 2123

Changes to Figure 2524

Changes to Force Amplifier Section29

Changes to Clamps Section29

Changes to High Current Ranges Section30

Changes to Choosing Power Supply Rails Section32

Changes to Compensation Capacitors Section33

Added Table 14, Renumbered Tables Sequentially36

Changes to Reference Selection Example36

Changes to Table 15 and $\overline{\text{BUSY}}$ and $\overline{\text{LOAD}}$ Functions
Section40

Changes to Table 17 and Register Update Rates Section41

Added Table 3857

Changes to Ordering Guide60

7/08—Revision 0: Initial Version

GENERAL DESCRIPTION

The AD5522 is a high performance, highly integrated parametric measurement unit consisting of four independent channels. Each per-pin parametric measurement unit (PPMU) channel includes five 16-bit, voltage output DACs that set the programmable input levels for the force voltage inputs, clamp inputs, and comparator inputs (high and low). Five programmable force and measure current ranges are available, ranging from $\pm 5 \mu\text{A}$ to $\pm 80 \text{ mA}$. Four of these ranges use on-chip sense resistors; one high current range up to $\pm 80 \text{ mA}$ is available per channel using off-chip sense resistors. Currents in excess of $\pm 80 \text{ mA}$ require an external amplifier. Low capacitance DUT connections (FOHx and EXTFOHx) ensure that the device is suited to relayless test systems.

The PMU functions are controlled via a simple 3-wire serial interface compatible with SPI, QSPI™, MICROWIRE™, and DSP interface standards. Interface clocks of 50 MHz allow fast updating of modes. The low voltage differential signaling (LVDS) interface protocol at 83 MHz is also supported. Comparator outputs are provided per channel for device go-no-go testing and characterization. Control registers allow the user to easily change force or measure conditions, DAC levels, and selected current ranges. The SDO (serial data output) pin allows the user to read back information for diagnostic purposes.

SPECIFICATIONS

AVDD ≥ 10 V; AVSS ≤ -5 V; |AVDD - AVSS| ≥ 20 V and ≤ 33 V; DVCC = 2.3 V to 5.25 V; VREF = 5 V; REFGND = DUTGND = AGND = 0 V; gain (M), offset (C), and DAC offset registers at default values; T_J = 25°C to 90°C, unless otherwise noted. (FV = force voltage, FI = force current, MV = measure voltage, MI = measure current, FS = full scale, FSR = full-scale range, FSVR = full-scale voltage range, FSCR = full-scale current range.)

Table 1.

Parameter	Min	Typ ¹	Max	Unit	Test Conditions/Comments
FORCE VOLTAGE					
FOHx Output Voltage Range ²	AVSS + 4		AVDD - 4	V	All current ranges from FOHx at full-scale current; includes ±1 V dropped across sense resistor
EXTFOHx Output Voltage Range ²	AVSS + 3		AVDD - 3	V	External high current range at full-scale current; does not include ±1 V dropped across sense resistor
Output Voltage Span		22.5		V	
Offset Error	-50		+50	mV	Measured at midscale code; prior to calibration
Offset Error Tempco ²		-10		μV/°C	Standard deviation = 20 μV/°C
Gain Error	-0.5		+0.5	% FSR	Prior to calibration
Gain Error Tempco ²		0.5		ppm/°C	Standard deviation = 0.5 ppm/°C
Linearity Error	-0.01		+0.01	% FSR	FSR = full-scale range (±10 V), gain and offset errors calibrated out
Short-Circuit Current Limit ²	-150		+150	mA	±80 mA range
	-10		+10	mA	All other ranges
Noise Spectral Density (NSD) ²		320		nV/√Hz	1 kHz, at FOHx in FV mode
MEASURE CURRENT					
Differential Input Voltage Range ²	-1.125		+1.125	V	Measure current = (I _{DUT} × R _{SENSE} × gain); amplifier gain = 5 or 10, unless otherwise noted
Output Voltage Span		22.5		V	Voltage across R _{SENSE} ; gain = 5 or 10
Offset Error	-0.5		+0.5	% FSCR	Measure current block with VREF = 5 V, MEASOUT scaling happens after
Offset Error Tempco ²		1		μV/°C	V(R _{SENSE}) = ±1 V, measured with zero current flowing
Gain Error	-1		+1	% FSCR	Referred to MI input; standard deviation = 4 μV/°C
	-0.5		+0.5	% FSCR	Using internal current ranges
Gain Error Tempco ²		-2		ppm/°C	Measure current amplifier alone
					Standard deviation = 2 ppm/°C
					Measure current amplifier alone; internal sense resistor
					25 ppm/°C
Linearity Error (MEASOUTx Gain = 1)	-0.015		+0.015	% FSR	MI gain = 10
	-0.01		+0.01	% FSR	MI gain = 5
Linearity Error (MEASOUTx Gain = 0.2)	-0.06		+0.06	% FSR	MI gain = 10, AVDD = 28 V, AVSS = -5 V, offset DAC = 0x0
	-0.11		+0.11	% FSR	MI gain = 10, AVDD = 10 V, AVSS = -23 V, offset DAC = 0x0EDB7
	-0.015		+0.015	% FSR	MI gain = 10, AVDD = 15.25 V, AVSS = -15.25 V, offset DAC = 0xA492
	-0.06		+0.06	% FSR	MI gain = 5, AVDD = 28 V, AVSS = -5 V, offset DAC = 0x0
	-0.01		+0.01	% FSR	MI gain = 5, AVDD = 10 V, AVSS = -23 V, offset DAC = 0xEDB7
	-0.01		+0.01	% FSR	MI gain = 5, AVDD = 15.25 V, AVSS = -15.25 V, offset DAC = 0xA492
Common-Mode Voltage Range ²	AVSS + 4		AVDD - 4	V	
Common-Mode Error (Gain = 5)	-0.01		+0.01	% FSCR/V	% of full-scale change at force output per V change in DUT voltage
Common-Mode Error (Gain = 10)	-0.005		+0.005	% FSCR/V	% of full-scale change at force output per V change in DUT voltage
Sense Resistors		200		kΩ	Sense resistors are trimmed to within 1%
		50		kΩ	±5 μA range
		5		kΩ	±20 μA range
		0.5		kΩ	±200 μA range
				kΩ	±2 mA range

Parameter	Min	Typ ¹	Max	Unit	Test Conditions/Comments
Measure Current Ranges ²		±5		μA	Specified current ranges are achieved with VREF = 5 V and MI gain = 10, or with VREF = 2.5 V and MI gain = 5
		±20		μA	Set using internal sense resistor
		±200		μA	Set using internal sense resistor
		±2		mA	Set using internal sense resistor
			±80	mA	Set using external sense resistor; internal amplifier can drive up to ±80 mA
Noise Spectral Density (NSD) ²		400		nV/√Hz	1 kHz, MI amplifier only, inputs grounded
FORCE CURRENT					
Voltage Compliance, FOHx ²	AVSS + 4		AVDD – 4	V	
Voltage Compliance, EXTFOHx ²	AVSS + 3		AVDD – 3	V	
Offset Error	–0.5		+0.5	% FSCR	Measured at midscale code, 0 V, prior to calibration
Offset Error Tempco ²		5		ppm FS/°C	Standard deviation = 5 ppm/°C
Gain Error	–1.5		+1.5	% FSCR	Prior to calibration
Gain Error Tempco ²		–6		ppm/°C	Standard deviation = 5 ppm/°C
Linearity Error	–0.02		+0.02	% FSCR	
Common-Mode Error (Gain = 5)	–0.01		+0.01	% FSCR/V	% of full-scale change per V change in DUT voltage
Common-Mode Error (Gain = 10)	–0.006		+0.006	% FSCR/V	% of full-scale change per V change in DUT voltage
Force Current Ranges		±5		μA	Specified current ranges achieved with VREF = 5 V and MI gain = 10, or with VREF = 2.5 V and MI gain = 5 V
		±20		μA	Set using internal sense resistor, 200 kΩ
		±200		μA	Set using internal sense resistor, 50 kΩ
		±2		mA	Set using internal sense resistor, 5 kΩ
			±80	mA	Set using external sense resistor; internal amplifier can drive up to ±80 mA
MEASURE VOLTAGE					
Measure Voltage Range ²	AVSS + 4		AVDD – 4	V	
Offset Error	–10		+10	mV	Gain = 1, measured at 0 V
	–25		+25	mV	Gain = 0.2, measured at 0 V
Offset Error Tempco ²		–1		μV/°C	Standard deviation = 6 μV/°C
Gain Error	–0.25		+0.25	% FSR	MEASOUTx gain = 1
	–0.5		+0.5	% FSR	MEASOUTx gain = 0.2
Gain Error Tempco ²		1		ppm/°C	Standard deviation = 4 ppm/°C
Linearity Error (MEASOUTx Gain = 1)	–0.01		+0.01	% FSR	
Linearity Error (MEASOUTx Gain = 0.2)	–0.01		+0.01	% FSR	AVDD = 15.25 V, AVSS = –15.25 V, offset DAC = 0xA492
	–0.06		+0.06	% FSR	AVDD = 28 V, AVSS = –5 V, offset DAC = 0x0
	–0.1		+0.1	% FSR	AVDD = –10 V, AVSS = –23 V, offset DAC = 0x3640
Noise Spectral Density (NSD) ²		100		nV/√Hz	1 kHz; measure voltage amplifier only, inputs grounded
OFFSET DAC					
Span Error		±30		mV	
COMPARATOR					
Comparator Span		22.5		V	
Offset Error	–2	+1	+2	mV	Measured directly at comparator; does not include measure block errors
Offset Error Tempco ²		1		μV/°C	Standard deviation = 2 μV/°C
Propagation Delay ²		0.25		μs	
VOLTAGE CLAMPS					
Clamp Span		22.5		V	
Positive Clamp Accuracy			155	mV	
Negative Clamp Accuracy	–155			mV	
CLL to CLH ²	500			mV	CLL < CLH and minimum voltage apart
Recovery Time ²		0.5	1.5	μs	
Activation Time ²		1.5	3	μs	

Parameter	Min	Typ ¹	Max	Unit	Test Conditions/Comments
CURRENT CLAMPS					
Clamp Accuracy	Programmed clamp value		Programmed clamp value ± 10	% FSC	MI gain = 10, clamp current scales with selected range
	Programmed clamp value		Programmed clamp value ± 20	% FSC	MI gain = 5, clamp current scales with selected range
CLL to CLH ²	5			% of I _{RANGE}	CLL < CLH and minimum setting apart, MI gain = 10
	10			% of I _{RANGE}	CLL < CLH and minimum setting apart, MI gain = 5
Recovery Time ²		0.5	1.5	μs	
Activation Time ²		1.5	3	μs	
FOHx, EXTFOHx, EXTMEASILx, EXTMEASIHx, CFFx PINS					
Pin Capacitance ²		10		pF	
Leakage Current	-3		+3	nA	Individual pin on or off switch leakage, measured with ±11 V stress applied to pin, channel enabled, but tristate
Leakage Current Tempco ²		±0.01		nA/°C	
MEASVHx PIN					
Pin Capacitance ²		3		pF	
Leakage Current	-3		+3	nA	Measured with ±11 V stress applied to pin, channel enabled, but tristate
Leakage Current Tempco ²		±0.01		nA/°C	
SYS_SENSE PIN					
Pin Capacitance ²		3		pF	SYS_SENSE connected, force amplifier inhibited
Switch Impedance		1	1.3	kΩ	
Leakage Current	-3		+3	nA	Measured with ±11 V stress applied to pin, switch off
Leakage Current Tempco ²		±0.01		nA/°C	
SYS_FORCE PIN					
Pin Capacitance ²		6		pF	SYS_FORCE connected, force amplifier inhibited
Switch Impedance		60	80	Ω	
Leakage Current	-3		+3	nA	Measured with ±11 V stress applied to pin, switch off
Leakage Current Tempco ²		±0.01		nA/°C	
COMBINED LEAKAGE AT DUT					
Leakage Current	-15		+15	nA	Includes FOHx, MEASVHx, SYS_SENSE, SYS_FORCE, EXTMEASILx, EXTMEASIHx, EXTFOHx, and CFFx; calculation of all the individual leakage contributors
	-25		+25	nA	T _J = 25°C to 70°C
Leakage Current Tempco ²		±0.1		nA/°C	T _J = 25°C to 90°C
DUTGNDx PIN					
Voltage Range	-500		+500	mV	
Leakage Current	-30		+30	nA	
MEASOUTx PIN					
Output Voltage Span		22.5		V	With respect to AGND
Output Impedance		60	80	Ω	Software programmable output range
Output Leakage Current	-3		+3	nA	With SW12 off
Output Capacitance ²			15	pF	
Maximum Load Capacitance ²			0.5	μF	
Output Current Drive ²		2		mA	
Short-Circuit Current	-10		+10	mA	
Slew Rate ²		2		V/μs	
Enable Time ²		150	320	ns	Closing SW12, measured from $\overline{\text{BUSY}}$ rising edge
Disable Time ²		400	1100	ns	Opening SW12, measured from $\overline{\text{BUSY}}$ rising edge
MI to MV Switching Time ²		200		ns	Measured from $\overline{\text{BUSY}}$ rising edge; does not include slewing or settling

Parameter	Min	Typ ¹	Max	Unit	Test Conditions/Comments
GUARDx PIN					
Output Voltage Span		22.5		V	
Output Offset	-10		+10	mV	
Short-Circuit Current	-15		+15	mA	
Maximum Load Capacitance ²			100	nF	
Output Impedance		85		Ω	
Tristate Leakage Current ²	-30		+30	nA	When guard amplifier is disabled
Slew Rate ²		5		V/μs	C _{LOAD} = 10 pF
Alarm Activation Time ²		200		μs	Alarm delayed to eliminate false alarms
FORCE AMPLIFIER²					
Slew Rate		0.4		V/μs	CCOMP _x = 100 pF, CFF _x = 220 pF, C _{LOAD} = 200 pF
Gain Bandwidth		1.3		MHz	CCOMP _x = 100 pF, CFF _x = 220 pF, C _{LOAD} = 200 pF
Max Stable Load Capacitance			10,000	pF	CCOMP _x = 100 pF, larger C _{LOAD} requires larger CCOMP capacitor
			100	nF	CCOMP _x = 1 nF, larger C _{LOAD} requires larger CCOMP capacitor
FV SETTling TIME TO 0.05% OF FS²					
±80 mA Range		22	40	μs	Midscale to full-scale change; measured from SYNC rising edge, clamps on CCOMP _x = 100 pF, CFF _x = 220 pF, C _{LOAD} = 200 pF
±2 mA Range		24	40	μs	CCOMP _x = 100 pF, CFF _x = 220 pF, C _{LOAD} = 200 pF
±200 μA Range		40	80	μs	CCOMP _x = 100 pF, CFF _x = 220 pF, C _{LOAD} = 200 pF
±20 μA Range		300		μs	CCOMP _x = 100 pF, CFF _x = 220 pF, C _{LOAD} = 200 pF
±5 μA Range		1400		μs	CCOMP _x = 100 pF, CFF _x = 220 pF, C _{LOAD} = 200 pF
MI SETTling TIME TO 0.05% OF FS²					
±80 mA Range		22	40	μs	Midscale to full-scale change; driven from force amplifier in FV mode, so includes FV settling time; measured from SYNC rising edge, clamps on CCOMP _x = 100 pF, CFF _x = 220 pF, C _{LOAD} = 200 pF
±2 mA Range		24	40	μs	CCOMP _x = 100 pF, CFF _x = 220 pF, C _{LOAD} = 200 pF
±200 μA Range		60	100	μs	CCOMP _x = 100 pF, CFF _x = 220 pF, C _{LOAD} = 200 pF
±20 μA Range		462		μs	CCOMP _x = 100 pF, CFF _x = 220 pF, C _{LOAD} = 200 pF
±5 μA Range		1902		μs	CCOMP _x = 100 pF, CFF _x = 220 pF, C _{LOAD} = 200 pF
FI SETTling TIME TO 0.05% OF FS²					
±80 mA Range		24	55	μs	Midscale to full-scale change; measured from SYNC rising edge, clamps on CCOMP _x = 100 pF, C _{LOAD} = 200 pF
±2 mA Range		24	60	μs	CCOMP _x = 100 pF, C _{LOAD} = 200 pF
±200 μA Range		50	120	μs	CCOMP _x = 100 pF, C _{LOAD} = 200 pF
±20 μA Range		450		μs	CCOMP _x = 100 pF, C _{LOAD} = 200 pF
±5 μA Range		2700		μs	CCOMP _x = 100 pF, C _{LOAD} = 200 pF
MV SETTling TIME TO 0.05% OF FS²					
±80 mA Range		24	55	μs	Midscale to full-scale change; driven from force amplifier in FV mode, so includes FV settling time; measured from SYNC rising edge, clamps on CCOMP _x = 100 pF, C _{LOAD} = 200 pF
±2 mA Range		24	60	μs	CCOMP _x = 100 pF, C _{LOAD} = 200 pF
±200 μA Range		50	120	μs	CCOMP _x = 100 pF, C _{LOAD} = 200 pF
±20 μA Range		450		μs	CCOMP _x = 100 pF, C _{LOAD} = 200 pF
±5 μA Range		2700		μs	CCOMP _x = 100 pF, C _{LOAD} = 200 pF
DAC SPECIFICATIONS					
Resolution			16	Bits	
Output Voltage Span ²		22.5		V	VREF = 5 V, within a range of -16.25 V to +22.5 V
Differential Nonlinearity ²	-1		+1	LSB	Guaranteed monotonic by design over temperature
COMPARATOR DAC DYNAMIC SPECIFICATIONS²					
Output Voltage Settling Time		1		μs	500 mV change to ±½ LSB
Slew Rate		5.5		V/μs	
Digital-to-Analog Glitch Energy		20		nV-sec	
Glitch Impulse Peak Amplitude		10		mV	
REFERENCE INPUT					
VREF DC Input Impedance	1	100		MΩ	
VREF Input Current	-10	+0.03	+10	μA	
VREF Range ²	2		5	V	

Parameter	Min	Typ ¹	Max	Unit	Test Conditions/Comments
DIE TEMPERATURE SENSOR					
Accuracy ²		±7		°C	
Output Voltage at 25°C		1.5		V	
Output Scale Factor ²		4.6		mV/°C	
Output Voltage Range ²	0		3	V	
INTERACTION AND CROSSTALK²					
DC Crosstalk (FOHx)		0.05	0.65	mV	DC change resulting from a dc change in any DAC in the device, FV and FI modes, ±2 mA range, C _{LOAD} = 200 pF, R _{LOAD} = 5.6 kΩ
DC Crosstalk (MEASOUTx)		0.05	0.65	mV	DC change resulting from a dc change in any DAC in the device, MV and MI modes, ±2 mA range, C _{LOAD} = 200 pF, R _{LOAD} = 5.6 kΩ
DC Crosstalk Within a Channel		0.05		mV	All channels in FVMI mode, one channel at midscale; measure the current for one channel in the lowest current range for a change in comparator or clamp DAC levels for that PMU
SPI INTERFACE LOGIC INPUTS					
Input High Voltage, V _{IH}	1.7/2.0			V	(2.3 V to 2.7 V)/(2.7 V to 5.25 V), JEDEC-compliant input levels
Input Low Voltage, V _{IL}			0.7/0.8	V	(2.3 V to 2.7 V)/(2.7 V to 5.25 V), JEDEC-compliant input levels
Input Current, I _{INH} , I _{INL}	−1		+1	μA	
Input Capacitance, C _{IN} ²			10	pF	
CMOS LOGIC OUTPUTS					
Output High Voltage, V _{OH}	DVCC − 0.4			V	SDO, CPOx
Output Low Voltage, V _{OL}			0.4	V	I _{OL} = 500 μA
Tristate Leakage Current	−2		+2	μA	SDO, CPOH1/SDO
Output Capacitance ²	−1		+1	μA	All other output pins
			10	pF	
OPEN-DRAIN LOGIC OUTPUTS					
Output Low Voltage, V _{OL}			0.4	V	BUSY, TMPALM, CGALM
Output Capacitance ²			10	pF	I _{OL} = 500 μA, C _{LOAD} = 50 pF, R _{PULLUP} = 1 kΩ
LVDS INTERFACE LOGIC INPUTS REDUCED RANGE LINK²					
Input Voltage Range	875		1575	mV	
Input Differential Threshold	−100		+100	mV	
External Termination Resistance	80	100	120	Ω	
Differential Input Voltage	100			mV	
LVDS INTERFACE LOGIC OUTPUTS REDUCED RANGE LINK					
Output Offset Voltage		1200		mV	
Output Differential Voltage		400		mV	
POWER SUPPLIES					
AVDD	10		28	V	AVDD − AVSS ≤ 33 V
AVSS	−23		−5	V	
DVCC	2.3		5.25	V	
A _{IDD}			26	mA	Internal ranges (±5 μA to ±2 mA), excluding load conditions; comparators and guard disabled
A _{ISS}	−26			mA	Internal ranges (±5 μA to ±2 mA), excluding load conditions; comparators and guard disabled
A _{IDD}			28	mA	Internal ranges (±5 μA to ±2 mA), excluding load conditions; comparators and guard enabled
A _{ISS}	−28			mA	Internal ranges (±5 μA to ±2 mA), excluding load conditions; comparators and guard enabled
A _{IDD}			36	mA	External range, excluding load conditions
A _{ISS}	−36			mA	External range, excluding load conditions
D _{Icc}			1.5	mA	
Maximum Power Dissipation ²			7	W	Maximum power that should be dissipated in this package under worst-case load conditions; careful consideration should be given to supply selection and thermal design

Parameter	Min	Typ ¹	Max	Unit	Test Conditions/Comments
Power Supply Sensitivity ²					From dc to 1 kHz
ΔForced Voltage/ΔAVDD		-80		dB	
ΔForced Voltage/ΔAVSS		-80		dB	
ΔMeasured Current/ΔAVDD		-85		dB	
ΔMeasured Current/ΔAVSS		-75		dB	
ΔForced Current/ΔAVDD		-75		dB	
ΔForced Current/ΔAVSS		-75		dB	
ΔMeasured Voltage/ΔAVDD		-85		dB	
ΔMeasured Voltage/ΔAVSS		-80		dB	
ΔForced Voltage/ΔDVCC		-90		dB	
ΔMeasured Current/ΔDVCC		-90		dB	
ΔForced Current/ΔDVCC		-90		dB	
ΔMeasured Voltage/ΔDVCC		-90		dB	

¹ Typical specifications are at 25°C and nominal supply, ±15.25 V, unless otherwise noted.

² Guaranteed by design and characterization; not production tested. Tempco values are mean and standard deviation, unless otherwise noted.

TIMING CHARACTERISTICS

AVDD ≥ 10 V, AVSS ≤ -5 V, |AVDD - AVSS| ≥ 20 V and ≤ 33 V, DVCC = 2.3 V to 5.25 V, VREF = 5 V, T_J = 25°C to 90°C, unless otherwise noted.

Table 2. SPI Interface

Parameter ^{1, 2, 3}	DVCC, Limit at T _{MIN} , T _{MAX}			Unit	Description
	2.3 V to 2.7 V	2.7 V to 3.6 V	4.5 V to 5.25 V		
t _{WRITE} ⁴	1030	735	735	ns min	Single channel update cycle time (X1 register write)
	950	655	655	ns min	Single channel update cycle time (any other register write)
t ₁	30	20	20	ns min	SCLK cycle time
t ₂	8	8	8	ns min	SCLK high time
t ₃	8	8	8	ns min	SCLK low time
t ₄	10	10	10	ns min	SYNC falling edge to SCLK falling edge setup time
t ₅ ⁴	150	150	150	ns min	Minimum SYNC high time in write mode after X1 register write (one channel)
	70	70	70	ns min	Minimum SYNC high time in write mode after any other register write
t ₆	10	5	5	ns min	29 th SCLK falling edge to SYNC rising edge
t ₇	5	5	5	ns min	Data setup time
t ₈	9	7	4.5	ns min	Data hold time
t ₉	120	75	55	ns max	SYNC rising edge to BUSY falling edge
t ₁₀					BUSY pulse width low for X1 and some PMU register writes; see Table 17 and Table 18
1 DAC X1	1.65	1.65	1.65	μs max	
2 DAC X1	2.3	2.3	2.3	μs max	
3 DAC X1	2.95	2.95	2.95	μs max	
4 DAC X1	3.6	3.6	3.6	μs max	
Other Registers	270	270	270	ns max	System control register/PMU registers
t ₁₁	20	20	20	ns min	29 th SCLK falling edge to LOAD falling edge
t ₁₂	20	20	20	ns min	LOAD pulse width low
t ₁₃	150	150	150	ns min	BUSY rising edge to FOHx output response time
t ₁₄	0	0	0	ns min	BUSY rising edge to LOAD falling edge
t ₁₅	100	100	100	ns max	LOAD falling edge to FOHx output response time

Parameter ^{1, 2, 3}	DVCC, Limit at T _{MIN} , T _{MAX}			Unit	Description
	2.3 V to 2.7 V	2.7 V to 3.6 V	4.5 V to 5.25 V		
t ₁₆	1.8	1.2	0.9	μs min	RESET pulse width low
t ₁₇	670	700	750	μs max	RESET time indicated by BUSY low
t ₁₈	400	400	400	ns min	Minimum SYNC high time in readback mode
t ₁₉ ^{5, 6}	60	45	25	ns max	SCLK rising edge to SDO valid; DVCC = 5 V to 5.25 V

¹ Guaranteed by design and characterization; not production tested.

² All input signals are specified with t_R = t_F = 2 ns (10% to 90% of DVCC) and timed from a voltage level of 1.2 V.

³ See Figure 5 and Figure 6.

⁴ Writes to more than one X1 register engages the calibration engine for longer times, shown by the BUSY low time, t₁₀. Subsequent writes to one or more X1 registers should either be timed or should wait until BUSY returns high (see Figure 56). This is required to ensure that data is not lost or overwritten.

⁵ t₁₉ is measured with the load circuit shown in Figure 4.

⁶ SDO output slows with lower DVCC supply and may require use of a slower SCLK.

Table 3. LVDS Interface

Parameter ^{1, 2, 3}	DVCC, Limit at T _{MIN} , T _{MAX}		Unit	Description
	2.7 V to 3.6 V	4.5 V to 5.25 V		
t ₁	20	12	ns min	SCLK cycle time
t ₂	8	5	ns min	SCLK pulse width high and low time
t ₃	3	3	ns min	SYNC to SCLK setup time
t ₄	3	3	ns min	Data setup time
t ₅	5	3	ns min	Data hold time
t ₆	3	3	ns min	SCLK to SYNC hold time
t ₇ ⁴	45	25	ns min	SCLK rising edge to SDO valid
t ₈	150	150	ns min	Minimum SYNC high time in write mode after X1 register write
	70	70	ns min	Minimum SYNC high time in write mode after any other register write
	400	400	ns min	Minimum SYNC high time in readback mode

¹ Guaranteed by design and characterization; not production tested.

² All input signals are specified with t_R = t_F = 2 ns (10% to 90% of DVCC) and timed from a voltage level of 1.2 V.

³ See Figure 7.

⁴ SDO output slows with lower DVCC supply and may require use of slower SCLK.

Circuit and Timing Diagrams




Figure 3. Load Circuit for \overline{CGALM} , \overline{TMPALM}




Figure 4. Load Circuit for SDO, \overline{BUSY} Timing Diagram




Figure 5. SPI Write Timing (Write Word Contains 29 Bits)




Figure 6. SPI Read Timing (Readback Word Contains 24 Bits and Can Be Clocked Out with a Minimum of 24 Clock Edges)




Figure 7. LVDS Read and Write Timing (Readback Word Contains 24 Bits and Can Be Clocked Out with a Minimum of 24 Clock Edges)

ABSOLUTE MAXIMUM RATINGS

Table 4.

Parameter	Rating
Supply Voltage, AVDD to AVSS	34 V
AVDD to AGND	-0.3 V to +34 V
AVSS to AGND	+0.3 V to -34 V
VREF to AGND	-0.3 V to +7 V
DUTGND to AGND	AVDD + 0.3 V to AVSS - 0.3 V
REFGND to AGND	AVDD + 0.3 V to AVSS - 0.3 V
DVCC to DGND	-0.3 V to +7 V
AGND to DGND	-0.3 V to +0.3 V
Digital Inputs to DGND	-0.3 V to DVCC + 0.3 V
Analog Inputs to AGND	AVSS - 0.3 V to AVDD + 0.3 V
Storage Temperature Range	-65°C to +125°C
Operating Junction Temperature Range (J Version)	25°C to 90°C
Reflow Soldering	JEDEC Standard (J-STD-020)
Junction Temperature	150°C max

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

THERMAL RESISTANCE

Thermal resistance values are specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 5. Thermal Resistance¹ (JEDEC 4-Layer (1S2P) Board)

Package Type	Airflow (LFPM)	θ_{JA}	θ_{JC}	Unit
TQFP Exposed Pad on Bottom No Heat Sink ²	0	22.3	4.8	°C/W
	200	17.2		°C/W
	500	15.1		°C/W
	With Cooling Plate at 45°C ³	N/A ⁴	5.4	4.8
TQFP Exposed Pad on Top No Heat Sink ²	0	42.4	2	°C/W
	200	37.2		°C/W
	500	35.7		°C/W
	With Cooling Plate at 45°C ³	N/A ⁴	3.0	2

¹ The information in this section is based on simulated thermal information.

² These values apply to the package with no heat sink attached. The actual thermal performance of the package depends on the attached heat sink and environmental conditions.

³ Natural convection at 55°C ambient. Assumes perfect thermal contact between the cooling plate and the exposed paddle.


⁴ N/A means not applicable.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



NOTES
1. THE EXPOSED PAD IS INTERNALLY ELECTRICALLY CONNECTED TO AVSS. FOR ENHANCED THERMAL, ELECTRICAL, AND BOARD LEVEL PERFORMANCE, THE EXPOSED PADDLE ON THE BOTTOM OF THE PACKAGE SHOULD BE SOLDERED TO A CORRESPONDING THERMAL LAND PADDLE ON THE PCB.


Figure 8. Pin Configuration, Exposed Pad on Bottom

Table 6. Pin Function Descriptions

Pin No.	Mnemonic	Description
	Exposed pad	The exposed pad is internally electrically connected to AVSS. For enhanced thermal, electrical, and board level performance, the exposed paddle on the bottom of the package should be soldered to a corresponding thermal land paddle on the PCB.
1, 20, 41, 60, 74	AVDD	Positive Analog Supply Voltage.
2	CFF0	External Capacitor for Channel 0. This pin optimizes the stability and settling time performance of the force amplifier when in force voltage mode. See the Compensation Capacitors section.
3	CCOMP0	Compensation Capacitor Input for Channel 0. See the Compensation Capacitors section.
4	EXTMEASIH0	Sense Input (High Sense) for High Current Range (Channel 0).
5	EXTMEASIL0	Sense Input (Low Sense) for High Current Range (Channel 0).
6	FOH0	Force Output for Internal Current Ranges (Channel 0).
7	GUARD0	Guard Output Drive for Channel 0.
8	GUARDIN0/ DUTGND0	Guard Amplifier Input for Channel 0/DUTGND Input for Channel 0. This dual function pin is configured via the serial interface. The default function at power-on is GUARDIN0. If this pin is configured as a DUTGND input for the channel, the input to the guard amplifier is internally connected to MEASVH0. For more information, see the Device Under Test Ground (DUTGND) section and the Guard Amplifier section.
9	MEASVH0	DUT Voltage Sense Input (High Sense) for Channel 0.
10, 11, 50, 51, 69	AGND	Analog Ground. These pins are the reference points for the analog supplies and the measure circuitry.
12	MEASVH2	DUT Voltage Sense Input (High Sense) for Channel 2.

Pin No.	Mnemonic	Description
13	GUARDIN2/ DUTGND2	Guard Amplifier Input for Channel 2/DUTGND Input for Channel 2. This dual function pin is configured via the serial interface. The default function at power-on is GUARDIN2. If this pin is configured as a DUTGND input for the channel, the input to the guard amplifier is internally connected to MEASVH2. For more information, see the Device Under Test Ground (DUTGND) section and the Guard Amplifier section.
14	GUARD2	Guard Output Drive for Channel 2.
15	FOH2	Force Output for Internal Current Ranges (Channel 2).
16	EXTMEASIL2	Sense Input (Low Sense) for High Current Range (Channel 2).
17	EXTMEASIH2	Sense Input (High Sense) for High Current Range (Channel 2).
18	CCOMP2	Compensation Capacitor Input for Channel 2. See the Compensation Capacitors section.
19	CFF2	External Capacitor for Channel 2. This pin optimizes the stability and settling time performance of the force amplifier when in force voltage mode. See the Compensation Capacitors section.
21	EXTFOH2	Force Output for High Current Range (Channel 2). Use an external resistor at this pin for current ranges up to ± 80 mA. For more information, see the Current Range Selection section.
22, 39, 62, 67, 79	AVSS	Negative Analog Supply Voltage.
23	$\overline{\text{BUSY}}$	Digital Input/Open-Drain Output. This pin indicates the status of the interface. See the $\overline{\text{BUSY}}$ and $\overline{\text{LOAD}}$ Functions section for more information.
24	SCLK	Serial Clock Input, Active Falling Edge. Data is clocked into the shift register on the falling edge of SCLK. This pin operates at clock speeds up to 50 MHz.
25	CPOL0/ $\overline{\text{SCLK}}$	Comparator Output Low (Channel 0) for SPI Interface/Differential Serial Clock Input (Complement) for LVDS Interface.
26	CPOH0/ $\overline{\text{SDI}}$	Comparator Output High (Channel 0) for SPI Interface/Differential Serial Data Input (Complement) for LVDS Interface.
27	SDI	Serial Data Input for SPI or LVDS Interface.
28	$\overline{\text{SYNC}}$	Active Low Frame Synchronization Input for SPI or LVDS Interface.
29	CPOL1/ $\overline{\text{SYNC}}$	Comparator Output Low (Channel 1) for SPI Interface/Differential SYNC Input for LVDS Interface.
30	DGND	Digital Ground Reference Point.
31	CPOH1/ $\overline{\text{SDO}}$	Comparator Output High (Channel 1) for SPI Interface/Differential Serial Data Output (Complement) for LVDS Interface.
32	SDO	Serial Data Output for SPI or LVDS Interface. This pin can be used for data readback and diagnostic purposes.
33	$\overline{\text{LOAD}}$	Logic Input (Active Low). This pin synchronizes updates within one device or across a group of devices. If synchronization is not required, $\overline{\text{LOAD}}$ can be tied low; in this case, DAC channels and PMU modes are updated immediately after $\overline{\text{BUSY}}$ goes high. See the $\overline{\text{BUSY}}$ and $\overline{\text{LOAD}}$ Functions section for more information.
34	DVCC	Digital Supply Voltage.
35	CPOL2/CPO0	Comparator Output Low (Channel 2) for SPI Interface/Comparator Output Window (Channel 0) for LVDS Interface.
36	CPOH2/CPO1	Comparator Output High (Channel 2) for SPI Interface/Comparator Output Window (Channel 1) for LVDS Interface.
37	CPOL3/CPO2	Comparator Output Low (Channel 3) for SPI Interface/Comparator Output Window (Channel 2) for LVDS Interface.
38	CPOH3/CPO3	Comparator Output High (Channel 3) for SPI Interface/Comparator Output Window (Channel 3) for LVDS Interface.
40	EXTFOH3	Force Output for High Current Range (Channel 3). Use an external resistor at this pin for current ranges up to ± 80 mA. For more information, see the Current Range Selection section.
42	CFF3	External Capacitor for Channel 3. This pin optimizes the stability and settling time performance of the force amplifier when in force voltage mode. See the Compensation Capacitors section.
43	CCOMP3	Compensation Capacitor Input for Channel 3. See the Compensation Capacitors section.
44	EXTMEASIH3	Sense Input (High Sense) for High Current Range (Channel 3).
45	EXTMEASIL3	Sense Input (Low Sense) for High Current Range (Channel 3).
46	FOH3	Force Output for Internal Current Ranges (Channel 3).
47	GUARD3	Guard Output Drive for Channel 3.
48	GUARDIN3/ DUTGND3	Guard Amplifier Input for Channel 3/DUTGND Input for Channel 3. This dual function pin is configured via the serial interface. The default function at power-on is GUARDIN3. If this pin is configured as a DUTGND input for the channel, the input to the guard amplifier is internally connected to MEASVH3. For more information, see the Device Under Test Ground (DUTGND) section and the Guard Amplifier section.

Pin No.	Mnemonic	Description
49	MEASVH3	DUT Voltage Sense Input (High Sense) for Channel 3.
52	MEASVH1	DUT Voltage Sense Input (High Sense) for Channel 1.
53	GUARDIN1/ DUTGND1	Guard Amplifier Input for Channel 1/DUTGND Input for Channel 1. This dual function pin is configured via the serial interface. The default function at power-on is GUARDIN1. If this pin is configured as a DUTGND input for the channel, the input to the guard amplifier is internally connected to MEASVH1. For more information, see the Device Under Test Ground (DUTGND) section and the Guard Amplifier section.
54	GUARD1	Guard Output Drive for Channel 1.
55	FOH1	Force Output for Internal Current Ranges (Channel 1).
56	EXTMEASIL1	Sense Input (Low Sense) for High Current Range (Channel 1).
57	EXTMEASIH1	Sense Input (High Sense) for High Current Range (Channel 1).
58	CCOMP1	Compensation Capacitor Input for Channel 1. See the Compensation Capacitors section.
59	CFF1	External Capacitor for Channel 1. This pin optimizes the stability and settling time performance of the force amplifier when in force voltage mode. See the Compensation Capacitors section.
61	EXTFOH1	Force Output for High Current Range (Channel 1). Use an external resistor at this pin for current ranges up to ± 80 mA. For more information, see the Current Range Selection section.
63	MEASOUT3	Multiplexed DUT Voltage, Current Sense Output, Temperature Sensor Voltage for Channel 3. This pin is referenced to AGND.
64	MEASOUT2	Multiplexed DUT Voltage, Current Sense Output, Temperature Sensor Voltage for Channel 2. This pin is referenced to AGND.
65	MEASOUT1	Multiplexed DUT Voltage, Current Sense Output, Temperature Sensor Voltage for Channel 1. This pin is referenced to AGND.
66	MEASOUT0	Multiplexed DUT Voltage, Current Sense Output, Temperature Sensor Voltage for Channel 0. This pin is referenced to AGND.
68	SYS_FORCE	External Force Signal Input. This pin enables the connection of the system PMU.
70	SYS_SENSE	External Sense Signal Output. This pin enables the connection of the system PMU.
71	REFGND	Accurate Analog Reference Input Ground.
72	VREF	Reference Input for DAC Channels (5 V for specified performance).
73	DUTGND	DUT Voltage Sense Input (Low Sense). By default, this input is shared among all four PMU channels. If a DUTGND input is required for each channel, the user can configure the GUARDINx/DUTGNDx pins as DUTGND inputs for each PMU channel.
75	$\overline{\text{SPI/LVDS}}$	Interface Select Pin. Logic low selects SPI-compatible interface mode; logic high selects LVDS interface mode. This pin has a pull-down current source ($\sim 350 \mu\text{A}$). In LVDS interface mode, the CPOHx and CPOLx pins default to differential interface pins.
76	$\overline{\text{CGALM}}$	Open-Drain Output for Guard and Clamp Alarms. This open-drain pin provides shared alarm information about the guard amplifier and clamp circuitry. By default, this output pin is disabled. The system control register allows the user to enable this function and to set the open-drain output as a latched output. The user can also choose to enable alarms for the guard amplifier, the clamp circuitry, or both. When this pin flags an alarm, the origins of the alarm can be determined by reading back the alarm status register. Two flags per channel in this word (one latched, one unlatched) indicate which function caused the alarm and whether the alarm is still present.
77	$\overline{\text{TMPALM}}$	Open-Drain Output for Temperature Alarm. This latched, active low, open-drain output flags a temperature alarm to indicate that the junction temperature has exceeded the default temperature setting (130°C) or the user programmed temperature setting. Two flags in the alarm status register (one latched, one unlatched) indicate whether the temperature has dropped below 130°C or remains above 130°C. User action is required to clear this latched alarm flag by writing to the clear bit (Bit 6) in any of the PMU registers.
78	$\overline{\text{RESET}}$	Digital Reset Input. This active low, level sensitive input resets all internal nodes on the device to their power-on reset values.
80	EXTFOH0	Force Output for High Current Range (Channel 0). Use an external resistor at this pin for current ranges up to ± 80 mA. For more information, see the Current Range Selection section.



NOTES
1. THE EXPOSED PAD IS ELECTRICALLY CONNECTED TO AVSS.

66197-008

Figure 9. Pin Configuration, Exposed Pad on Top

Table 7. Pin Function Descriptions

Pin No.	Mnemonic	Description
1	Exposed pad EXTFOH0	The exposed pad is electrically connected to AVSS. Force Output for High Current Range (Channel 0). Use an external resistor at this pin for current ranges up to ± 80 mA. For more information, see the Current Range Selection section.
2, 14, 19, 42, 59	AVSS	Negative Analog Supply Voltage.
3	RESET	Digital Reset Input. This active low, level sensitive input resets all internal nodes on the device to their power-on reset values.
4	TMPALM	Open-Drain Output for Temperature Alarm. This latched, active low, open-drain output flags a temperature alarm to indicate that the junction temperature has exceeded the default temperature setting (130°C) or the user programmed temperature setting. Two flags in the alarm status register (one latched, one unlatched) indicate whether the temperature has dropped below 130°C or remains above 130°C. User action is required to clear this latched alarm flag by writing to the clear bit (Bit 6) in any of the PMU registers.
5	CGALM	Open-Drain Output for Guard and Clamp Alarms. This open-drain pin provides shared alarm information about the guard amplifier and clamp circuitry. By default, this output pin is disabled. The system control register allows the user to enable this function and to set the open-drain output as a latched output. The user can also choose to enable alarms for the guard amplifier, the clamp circuitry, or both. When this pin flags an alarm, the origins of the alarm can be determined by reading back the alarm status register. Two flags per channel in this word (one latched, one unlatched) indicate which function caused the alarm and whether the alarm is still present.

Pin No.	Mnemonic	Description
6	SPI/LVDS	Interface Select Pin. Logic low selects SPI-compatible interface mode; logic high selects LVDS interface mode. This pin has a pull-down current source (~350 μ A). In LVDS interface mode, the CPOHx and CPOLx pins default to differential interface pins.
7, 21, 40, 61, 80	AVDD	Positive Analog Supply Voltage.
8	DUTGND	DUT Voltage Sense Input (Low Sense). By default, this input is shared among all four PMU channels. If a DUTGND input is required for each channel, the user can configure the GUARDINx/DUTGNDx pins as DUTGND inputs for each PMU channel.
9	VREF	Reference Input for DAC Channels. 5 V for specified performance.
10	REFGND	Accurate Analog Reference Input Ground.
11	SYS_SENSE	External Sense Signal Output. This pin enables the connection of the system PMU.
12, 30, 31, 70, 71	AGND	Analog Ground. These pins are the reference points for the analog supplies and the measure circuitry.
13	SYS_FORCE	External Force Signal Input. This pin enables the connection of the system PMU.
15	MEASOUT0	Multiplexed DUT Voltage, Current Sense Output, Temperature Sensor Voltage for Channel 0. This pin is referenced to AGND.
16	MEASOUT1	Multiplexed DUT Voltage, Current Sense Output, Temperature Sensor Voltage for Channel 1. This pin is referenced to AGND.
17	MEASOUT2	Multiplexed DUT Voltage, Current Sense Output, Temperature Sensor Voltage for Channel 2. This pin is referenced to AGND.
18	MEASOUT3	Multiplexed DUT Voltage, Current Sense Output, Temperature Sensor Voltage for Channel 3. This pin is referenced to AGND.
20	EXTFOH1	Force Output for High Current Range (Channel 1). Use an external resistor at this pin for current ranges up to ± 80 mA. For more information, see the Current Range Selection section.
22	CFF1	External Capacitor for Channel 1. This pin optimizes the stability and settling time performance of the force amplifier when in force voltage mode. See the Compensation Capacitors section.
23	CCOMP1	Compensation Capacitor Input for Channel 1. See the Compensation Capacitors section.
24	EXTMEASIH1	Sense Input (High Sense) for High Current Range (Channel 1).
25	EXTMEASIL1	Sense Input (Low Sense) for High Current Range (Channel 1).
26	FOH1	Force Output for Internal Current Ranges (Channel 1).
27	GUARD1	Guard Output Drive for Channel 1.
28	GUARDIN1/ DUTGND1	Guard Amplifier Input for Channel 1/DUTGND Input for Channel 1. This dual function pin is configured via the serial interface. The default function at power-on is GUARDIN1. If this pin is configured as a DUTGND input for the channel, the input to the guard amplifier is internally connected to MEASVH1. For more information, see the Device Under Test Ground (DUTGND) section and the Guard Amplifier section.
29	MEASVH1	DUT Voltage Sense Input (High Sense) for Channel 1.
32	MEASVH3	DUT Voltage Sense Input (High Sense) for Channel 3.
33	GUARDIN3/ DUTGND3	Guard Amplifier Input for Channel 3/DUTGND Input for Channel 3. This dual function pin is configured via the serial interface. The default function at power-on is GUARDIN3. If this pin is configured as a DUTGND input for the channel, the input to the guard amplifier is internally connected to MEASVH3. For more information, see the Device Under Test Ground (DUTGND) section and the Guard Amplifier section.
34	GUARD3	Guard Output Drive for Channel 3.
35	FOH3	Force Output for Internal Current Ranges (Channel 3).
36	EXTMEASIL3	Sense Input (Low Sense) for High Current Range (Channel 3).
37	EXTMEASIH3	Sense Input (High Sense) for High Current Range (Channel 3).
38	CCOMP3	Compensation Capacitor Input for Channel 3. See the Compensation Capacitors section.
39	CFF3	External Capacitor for Channel 3. This pin optimizes the stability and settling time performance of the force amplifier when in force voltage mode. See the Compensation Capacitors section.
41	EXTFOH3	Force Output for High Current Range (Channel 3). Use an external resistor at this pin for current ranges up to ± 80 mA. For more information, see the Current Range Selection section.
43	CPOH3/CPO3	Comparator Output High (Channel 3) for SPI Interface/Comparator Output Window (Channel 3) for LVDS Interface.
44	CPOL3/CPO2	Comparator Output Low (Channel 3) for SPI Interface/Comparator Output Window (Channel 2) for LVDS Interface.
45	CPOH2/CPO1	Comparator Output High (Channel 2) for SPI Interface/Comparator Output Window (Channel 1) for LVDS Interface.

Pin No.	Mnemonic	Description
46	CPOL2/CPO0	Comparator Output Low (Channel 2) for SPI Interface/Comparator Output Window (Channel 0) for LVDS Interface.
47	DVCC	Digital Supply Voltage.
48	$\overline{\text{LOAD}}$	Logic Input (Active Low). This pin synchronizes updates within one device or across a group of devices. If synchronization is not required, $\overline{\text{LOAD}}$ can be tied low; in this case, DAC channels and PMU modes are updated immediately after $\overline{\text{BUSY}}$ goes high. See the $\overline{\text{BUSY}}$ and $\overline{\text{LOAD}}$ Functions section for more information.
49	SDO	Serial Data Output for SPI or LVDS Interface. This pin can be used for data readback and diagnostic purposes.
50	CPOH1/ $\overline{\text{SDO}}$	Comparator Output High (Channel 1) for SPI Interface/Differential Serial Data Output (Complement) for LVDS Interface.
51	DGND	Digital Ground Reference Point.
52	CPOL1/ $\overline{\text{SYNC}}$	Comparator Output Low (Channel 1) for SPI Interface/Differential SYNC Input for LVDS Interface.
53	$\overline{\text{SYNC}}$	Active Low Frame Synchronization Input for SPI or LVDS Interface.
54	SDI	Serial Data Input for SPI or LVDS Interface.
55	CPOH0/ $\overline{\text{SDI}}$	Comparator Output High (Channel 0) for SPI Interface/Differential Serial Data Input (Complement) for LVDS Interface.
56	CPOL0/ $\overline{\text{SCLK}}$	Comparator Output Low (Channel 0) for SPI Interface/Differential Serial Clock Input (Complement) for LVDS Interface.
57	SCLK	Serial Clock Input, Active Falling Edge. Data is clocked into the shift register on the falling edge of SCLK. This pin operates at clock speeds up to 50 MHz.
58	$\overline{\text{BUSY}}$	Digital Input/Open-Drain Output. This pin indicates the status of the interface. See the $\overline{\text{BUSY}}$ and $\overline{\text{LOAD}}$ Functions section for more information.
60	EXTFOH2	Force Output for High Current Range (Channel 2). Use an external resistor at this pin for current ranges up to ± 80 mA. For more information, see the Current Range Selection section.
62	CFF2	External Capacitor for Channel 2. This pin optimizes the stability and settling time performance of the force amplifier when in force voltage mode. See the Compensation Capacitors section.
63	CCOMP2	Compensation Capacitor Input for Channel 2. See the Compensation Capacitors section.
64	EXTMEASIH2	Sense Input (High Sense) for High Current Range (Channel 2).
65	EXTMEASIL2	Sense Input (Low Sense) for High Current Range (Channel 2).
66	FOH2	Force Output for Internal Current Ranges (Channel 2).
67	GUARD2	Guard Output Drive for Channel 2.
68	GUARDIN2/ DUTGND2	Guard Amplifier Input for Channel 2/DUTGND Input for Channel 2. This dual function pin is configured via the serial interface. The default function at power-on is GUARDIN2. If this pin is configured as a DUTGND input for the channel, the input to the guard amplifier is internally connected to MEASVH2. For more information, see the Device Under Test Ground (DUTGND) section and the Guard Amplifier section.
69	MEASVH2	DUT Voltage Sense Input (High Sense) for Channel 2.
72	MEASVH0	DUT Voltage Sense Input (High Sense) for Channel 0.
73	GUARDIN0/ DUTGND0	Guard Amplifier Input for Channel 0/DUTGND Input for Channel 0. This dual function pin is configured via the serial interface. The default function at power-on is GUARDIN0. If this pin is configured as a DUTGND input for the channel, the input to the guard amplifier is internally connected to MEASVH0. For more information, see the Device Under Test Ground (DUTGND) section and the Guard Amplifier section.
74	GUARD0	Guard Output Drive for Channel 0.
75	FOH0	Force Output for Internal Current Ranges (Channel 0).
76	EXTMEASI0	Sense Input (Low Sense) for High Current Range (Channel 0).
77	EXTMEASIH0	Sense Input (High Sense) for High Current Range (Channel 0).
78	CCOMP0	Compensation Capacitor Input for Channel 0. See the Compensation Capacitors section.
79	CFF0	External Capacitor for Channel 0. This pin optimizes the stability and settling time performance of the force amplifier when in force voltage mode. See the Compensation Capacitors section.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 10. Force Voltage Linearity vs. Code, All Ranges, 1 LSB = 0.0015% FSR (20 V FSR)




Figure 13. Measure Voltage Linearity vs. Code, All Ranges, MEASOUTx Gain = 0.2




Figure 11. Force Current Linearity vs. Code, All Ranges, 1 LSB = 0.0015% FSR (20 V FSR)




Figure 14. Measure Current Linearity vs. Code, All Ranges, 1 LSB = 0.0015% FSR (20 V FSR), MI Gain = 10, MEASOUTx Gain = 1




Figure 12. Measure Voltage Linearity vs. Code, All Ranges, 1 LSB = 0.0015% FSR (20 V FSR), MEASOUTx Gain = 1




Figure 15. Measure Current Linearity vs. Code, All Ranges, MEASOUTx Gain = 0.2, MI Gain = 10




Figure 16. Measure Current Linearity vs. Code, All Ranges, MEASOUTx Gain = 0.2, MI Gain = 5




Figure 19. Leakage Current vs. Temperature (Stress Voltage = -12 V)




Figure 17. Leakage Current vs. Temperature (Stress Voltage = 0 V)




Figure 20. Leakage Current vs. Stress Voltage




Figure 18. Leakage Current vs. Temperature (Stress Voltage = 12 V)




Figure 21. ACPSRR at FOHx in Force Voltage Mode vs. Frequency




Figure 22. ACPSRR at FOHx in Force Current Mode vs. Frequency (MI Gain = 10)




Figure 25. ACPSRR at MEASOUTx in Measure Voltage Mode vs. Frequency (MEASOUT Gain = 0.2)




Figure 23. ACPSRR at FOHx in Force Current Mode vs. Frequency (MI Gain = 5)




Figure 26. ACPSRR at MEASOUTx in Measure Current Mode vs. Frequency (MI Gain = 10, MEASOUT Gain = 1)




Figure 24. ACPSRR at MEASOUTx in Measure Voltage Mode vs. Frequency (MEASOUT Gain = 1)




Figure 27. ACPSRR at MEASOUTx in Measure Current Mode vs. Frequency (MI Gain = 5, MEASOUT Gain = 1)