

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









# Quad Parametric Measurement Unit with Integrated 16-Bit Level Setting DACs

Data Sheet AD5522

#### **FEATURES**

Quad parametric measurement unit (PMU)

FV, FI, FN (high-Z), MV, MI functions

4 programmable current ranges (internal RSENSE)

±5 μA, ±20 μA, ±200 μA, and ±2 mA

1 programmable current range up to ±80 mA (external R<sub>SENSE</sub>)

22.5 V FV range with asymmetrical operation

Integrated 16-bit DACs provide programmable levels

Gain and offset correction on chip

Low capacitance outputs suited to relayless systems

On-chip comparators per channel

FI voltage clamps and FV current clamps

**Guard drive amplifier** 

**System PMU connections** 

Programmable temperature shutdown

**SPI- and LVDS-compatible interfaces** 

Compact 80-lead TQFP with exposed pad (top or bottom)

#### **APPLICATIONS**

Automated test equipment (ATE)

Per-pin parametric measurement unit

Continuity and leakage testing


**Device power supply** 

Instrumentation

Source measure unit (SMU)

**Precision measurement** 

#### **FUNCTIONAL BLOCK DIAGRAM**



# **AD5522\* PRODUCT PAGE QUICK LINKS**

Last Content Update: 02/23/2017

# COMPARABLE PARTS 🖵

View a parametric search of comparable parts.

## **EVALUATION KITS**

· AD5522 Evaluation Board

# **DOCUMENTATION**

#### **Data Sheet**

 AD5522: Quad Parametric Measurement Unit with Integrated 16-Bit Level Setting DACs Datasheet

#### **User Guides**

· User Guide for the AD5522 Evaluation board

### REFERENCE DESIGNS $\Box$

CN0104

# DESIGN RESOURCES 🖵

- · AD5522 Material Declaration
- PCN-PDN Information
- · Quality And Reliability
- Symbols and Footprints

### **DISCUSSIONS**

View all AD5522 EngineerZone Discussions.

# SAMPLE AND BUY 🖵

Visit the product page to see pricing options.

# **TECHNICAL SUPPORT**

Submit a technical question or find your regional support number.

### DOCUMENT FEEDBACK 🖳

Submit feedback for this data sheet.

# **AD5522**

# **TABLE OF CONTENTS**

Features
Applications 1
Functional Block Diagram
Revision History
General Description
Specifications $\epsilon$
Timing Characteristics
Absolute Maximum Ratings
Thermal Resistance
ESD Caution
Pin Configurations and Function Descriptions 16
Typical Performance Characteristics
Terminology
Theory of Operation
Force Amplifier
Comparators30
Clamps
Current Range Selection31
High Current Ranges
Measure Current Gains
VMID Voltage32
Choosing Power Supply Rails
Measure Output (MEASOUTx Pins)
Device Under Test Ground (DUTGND)33
Guard Amplifier
Compensation Capacitors
System Force and Sense Switches
Temperature Sensor
DAC Levels
Offset DAC
Gain and Offset Registers
Cached X2 Registers
Reference Voltage (VREF)
Reference Selection

Additio	onal Calibration	39
System	Level Calibration	39
Circuit O	peration	40
Force V	Voltage (FV) Mode	40
Force (	Current (FI) Mode	41
Serial Inte	erface	42
SPI Int	erface	42
LVDS	Interface	42
Serial I	nterface Write Mode	42
RESET	Function	42
BUSY a	and LOAD Functions	42
Registe	er Update Rates	44
Registe	er Selection	44
Write S	System Control Register	46
Write I	PMU Register	48
Write I	DAC Register	50
Read R	legisters	53
Readba	ack of System Control Register	54
Readba	ack of PMU Register	55
Readba	ack of Comparator Status Register	56
Readba	ack of Alarm Status Register	56
Readba	ack of DAC Register	57
Application	ons Information	58
Power-	On Default	58
Setting	Up the Device on Power-On	58
Changi	ing Modes	59
Requir	ed External Components	59
Power	Supply Decoupling	60
Power	Supply Sequencing	60
Typical	Application for the AD5522	60
Outline I	Dimensions	62
Orderi	ng Guide	63

### **REVISION HISTORY**

5/12—Rev. D to Rev. E	
Change to MV Transfer Function, Table 11	33
2/11—Rev. C to Rev. D	
Changes to Measure Current, Gain Error Tempco Parame	ter 6
Changes to Force Current, Common Mode Error (Gain =	
and Common Mode Error (Gain = 10) Parameters	
Changes to Figure 5	
Changes to Figure 6	
Changes to Figure 15	
Changes to High Current Ranges Section	
Changes to Gain and Offset Registers Section	
Changes to Endnote 1 in Table 17 and Figure 56	
Changes to Register Update Rates and Figure 57	
Changes to Bit 15 to Bit 0 Description in Table 28	
5/10—Rev. B to Rev. C	
Changes to Compensation Capacitors Section	34
Changes to Gain and Offset Registers Section	36
Changes to Table 14 and Reducing Zero-Scale Error Secti	on38
Changes to Serial Interface Write Mode Section and BUSY	and and
LOAD Functions Section	42
Changes to Table 17	43
Added Table 18; Renumbered Sequentially	43
Changes to Register Update Rates Section	44
Changes to Table 23	46
Changes to Table 31	54
10/09—Rev. A to Rev. B	
Changes to Table 1	6
Changes to Table 2	
Added Figure 13 and Figure 15; Renumbered Sequentially	722
Added Figure 16	23
Changes to Figure 21	23
Changes to Clamps Section	30
Changes to Table 22, Bit 21 to Bit 18 Description	
Changes to Table 25, Bit 9 Description	
Changes to Table 28	49
Changes to Figure 59	59

#### 10/08—Rev. 0 to Rev. A

Changes to Table 1	6
Change to 4 DAC X1 Parameter, Table 2	1
Changes to Table 3	12
Change to Reflow Soldering Parameter, Table 4	15
Changes to Figure 18, Figure 19, Figure 20, and Figure 21	23
Changes to Figure 25	2
Changes to Force Amplifier Section	29
Changes to Clamps Section	29
Changes to High Current Ranges Section	30
Changes to Choosing Power Supply Rails Section	32
Changes to Compensation Capacitors Section	33
Added Table 14, Renumbered Tables Sequentially	36
Changes to Reference Selection Example	36
Changes to Table 15 and BUSY and LOAD Functions	
Section	40
Changes to Table 17 and Register Update Rates Section	4
Added Table 38	57
Changes to Ordering Guide	60

### 7/08—Revision 0: Initial Version

### **GENERAL DESCRIPTION**

The AD5522 is a high performance, highly integrated parametric measurement unit consisting of four independent channels. Each per-pin parametric measurement unit (PPMU) channel includes five 16-bit, voltage output DACs that set the programmable input levels for the force voltage inputs, clamp inputs, and comparator inputs (high and low). Five programmable force and measure current ranges are available, ranging from  $\pm 5~\mu A$  to  $\pm 80~m A$ . Four of these ranges use on-chip sense resistors; one high current range up to  $\pm 80~m A$  is available per channel using off-chip sense resistors. Currents in excess of  $\pm 80~m A$  require an external amplifier. Low capacitance DUT connections (FOHx and EXTFOHx) ensure that the device is suited to relayless test systems.

The PMU functions are controlled via a simple 3-wire serial interface compatible with SPI, QSPI™, MICROWIRE™, and DSP interface standards. Interface clocks of 50 MHz allow fast updating of modes. The low voltage differential signaling (LVDS) interface protocol at 83 MHz is also supported. Comparator outputs are provided per channel for device go-no-go testing and characterization. Control registers allow the user to easily change force or measure conditions, DAC levels, and selected current ranges. The SDO (serial data output) pin allows the user to read back information for diagnostic purposes.




Figure 2. Detailed Block Diagram

# **SPECIFICATIONS**

 $AVDD \ge 10 \text{ V}; AVSS \le -5 \text{ V}; |AVDD - AVSS| \ge 20 \text{ V} \text{ and } \le 33 \text{ V}; DVCC = 2.3 \text{ V} \text{ to } 5.25 \text{ V}; VREF = 5 \text{ V}; REFGND = DUTGND = AGND = 0 \text{ V}; gain (M), offset (C), and DAC offset registers at default values; <math>T_I = 25^{\circ}\text{C}$  to  $90^{\circ}\text{C}$ , unless otherwise noted. (FV = force voltage, FI = force current, MV = measure voltage, MI = measure current, FS = full scale, FSR = full-scale range, FSVR = full-scale voltage range, FSCR = full-scale current range.)

Table 1.

Parameter	Min	Typ <sup>1</sup>	Max	Unit	Test Conditions/Comments
FORCE VOLTAGE					
FOHx Output Voltage Range <sup>2</sup>	AVSS + 4		AVDD – 4	V	All current ranges from FOHx at full-scale current; includes ±1 V dropped across sense resistor
EXTFOHx Output Voltage Range <sup>2</sup>	AVSS + 3		AVDD – 3	V	External high current range at full-scale current; does not include ±1 V dropped across sense resistor
Output Voltage Span		22.5		V	
Offset Error	-50		+50	mV	Measured at midscale code; prior to calibration
Offset Error Tempco <sup>2</sup>		-10		μV/°C	Standard deviation = 20 μV/°C
Gain Error	-0.5		+0.5	% FSR	Prior to calibration
Gain Error Tempco <sup>2</sup>		0.5		ppm/°C	Standard deviation = 0.5 ppm/°C
Linearity Error	-0.01		+0.01	% FSR	FSR = full-scale range (±10 V), gain and offset errors calibrated out
Short-Circuit Current Limit <sup>2</sup>	-150		+150	mA	±80 mA range
	-10		+10	mA	All other ranges
Noise Spectral Density (NSD) <sup>2</sup>		320		nV/√Hz	1 kHz, at FOHx in FV mode
MEASURE CURRENT					Measure current = $(I_{DUT} \times R_{SENSE} \times gain)$ ; amplifier gain = 5 or 10, unless otherwise noted
Differential Input Voltage Range <sup>2</sup>	-1.125		+1.125	V	Voltage across R <sub>SENSE</sub> ; gain = 5 or 10
Output Voltage Span		22.5		V	Measure current block with VREF = 5 V, MEASOUT scaling happens after
Offset Error	-0.5		+0.5	% FSCR	$V(R_{SENSE}) = \pm 1 \text{ V, measured with zero current flowing}$
Offset Error Tempco <sup>2</sup>		1		μV/°C	Referred to MI input; standard deviation = $4 \mu V/^{\circ}C$
Gain Error	-1		+1	% FSCR	Using internal current ranges
	-0.5		+0.5	% FSCR	Measure current amplifier alone
Gain Error Tempco <sup>2</sup>		-2		ppm/°C	Standard deviation = 2 ppm/°C Measure current amplifier alone; internal sense resistor 25 ppm/°C
Linearity Error (MEASOUTx Gain = 1)	-0.015		+0.015	% FSR	MI gain = 10
	-0.01		+0.01	% FSR	MI gain = 5
Linearity Error (MEASOUTx Gain = 0.2)	-0.06		+0.06	% FSR	Mi gain = 10, AVDD = 28 V, AVSS = -5 V, offset DAC = 0x0
	-0.11		+0.11	% FSR	MI gain = 10, AVDD = 10 V, AVSS = -23 V, offset DAC = 0x0EDB7
	-0.015		+0.015	% FSR	MI gain = 10, AVDD = 15.25 V, AVSS = -15.25 V, offset DAC = 0xA492
	-0.06		+0.06	% FSR	MI gain = 5, AVDD = 28 V, AVSS = -5 V, offset DAC = 0x0
	-0.01		+0.01	% FSR	MI gain = 5, AVDD = 10 V, AVSS = -23 V, offset DAC = 0xEDB7
	-0.01		+0.01	% FSR	MI gain = 5, AVDD = 15.25 V, AVSS = -15.25 V, offset DAC = 0xA492
Common-Mode Voltage Range <sup>2</sup>	AVSS + 4		AVDD – 4	V	
Common-Mode Error (Gain = 5)	-0.01		+0.01	% FSCR/V	% of full-scale change at force output per V change in DUT voltage
Common-Mode Error (Gain = 10)	-0.005		+0.005	% FSCR/V	% of full-scale change at force output per V change in DUT voltage
Sense Resistors					Sense resistors are trimmed to within 1%
		200		kΩ	±5 μA range
		50		kΩ	±20 μA range
		5		kΩ	±200 μA range
		0.5		kΩ	±2 mA range

Parameter	Min	Typ <sup>1</sup>	Max	Unit	Test Conditions/Comments
Measure Current Ranges <sup>2</sup>			<u></u>		Specified current ranges are achieved with VREF = 5 V
					and MI gain = 10, or with VREF = 2.5 V and MI gain = 5
		±5		μA	Set using internal sense resistor
		±20		μA	Set using internal sense resistor
		±200		μΑ	Set using internal sense resistor
		±2		mA	Set using internal sense resistor
			±80	mA	Set using external sense resistor; internal amplifier can drive up to ±80 mA
Noise Spectral Density (NSD) <sup>2</sup>		400		nV/√Hz	1 kHz, MI amplifier only, inputs grounded
FORCE CURRENT					
Voltage Compliance, FOHx <sup>2</sup>	AVSS + 4		AVDD – 4	V	
Voltage Compliance, EXTFOHx <sup>2</sup>	AVSS + 3		AVDD – 3	V	
Offset Error	-0.5		+0.5	% FSCR	Measured at midscale code, 0 V, prior to calibration
Offset Error Tempco <sup>2</sup>		5		ppm FS/°C	Standard deviation = 5 ppm/°C
Gain Error	-1.5		+1.5	% FSCR	Prior to calibration
Gain Error Tempco <sup>2</sup>		-6		ppm/°C	Standard deviation = 5 ppm/°C
Linearity Error	-0.02		+0.02	% FSCR	
Common-Mode Error (Gain = 5)	-0.01		+0.01	% FSCR/V	% of full-scale change per V change in DUT voltage
Common-Mode Error (Gain = 10)	-0.006		+0.006	% FSCR/V	% of full-scale change per V change in DUT voltage
Force Current Ranges					Specified current ranges achieved with VREF = 5 V and
					MI gain = 10, or with VREF = 2.5 V and MI gain = 5 V
		±5		μA	Set using internal sense resistor, 200 kΩ
		±20		μΑ	Set using internal sense resistor, 50 kΩ
		±200		μΑ	Set using internal sense resistor, 5 k $\Omega$
		±2	. 00	mA	Set using internal sense resistor, $500 \Omega$
			±80	mA	Set using external sense resistor; internal amplifier can drive up to ±80 mA
MEASURE VOLTAGE					
Measure Voltage Range <sup>2</sup>	AVSS + 4		AVDD – 4	V	
Offset Error	-10		+10	mV	Gain = 1, measured at 0 V
	-25		+25	mV	Gain = 0.2, measured at 0 V
Offset Error Tempco <sup>2</sup>		-1		μV/°C	Standard deviation = $6 \mu V/^{\circ}C$
Gain Error	-0.25		+0.25	% FSR	MEASOUTx gain = 1
	-0.5		+0.5	% FSR	MEASOUTx gain = 0.2
Gain Error Tempco <sup>2</sup>		1		ppm/°C	Standard deviation = 4 ppm/°C
Linearity Error (MEASOUTx Gain = 1)	-0.01		+0.01	% FSR	
Linearity Error (MEASOUTx Gain $= 0.2$ )	-0.01		+0.01	% FSR	AVDD = 15.25 V, AVSS = -15.25 V, offset DAC = 0xA492
	-0.06		+0.06	% FSR	AVDD = 28  V, AVSS = -5  V,  offset DAC = 0x0
	-0.1		+0.1	% FSR	AVDD = -10  V, AVSS = -23  V,  offset DAC = 0x3640
Noise Spectral Density (NSD) <sup>2</sup>		100		nV/√Hz	1 kHz; measure voltage amplifier only, inputs grounded
OFFSET DAC					
Span Error		±30		mV	
COMPARATOR					
Comparator Span		22.5		V	
Offset Error	-2	+1	+2	mV	Measured directly at comparator; does not include measure block errors
Offset Error Tempco <sup>2</sup>		1		μV/°C	Standard deviation = 2 μV/°C
Propagation Delay <sup>2</sup>		0.25		μs	
VOLTAGE CLAMPS					
Clamp Span		22.5		V	
Positive Clamp Accuracy			155	mV	
Negative Clamp Accuracy	-155			mV	
CLL to CLH <sup>2</sup>	500			mV	CLL < CLH and minimum voltage apart
Recovery Time <sup>2</sup>		0.5	1.5	μs	
Activation Time <sup>2</sup>		1.5	3	μs	

Parameter	Min	Typ <sup>1</sup>	Max	Unit	Test Conditions/Comments
CURRENT CLAMPS					
Clamp Accuracy	Programmed clamp value		Programmed clamp value $\pm$ 10	% FSC	MI gain = 10, clamp current scales with selected range
	Programmed clamp value		Programmed clamp value ± 20	% FSC	MI gain = 5, clamp current scales with selected range
CLL to CLH <sup>2</sup>	5			% of	CLL < CLH and minimum setting apart, MI gain = 10
				IRANGE	
	10			% of	CLL < CLH and minimum setting apart, MI gain = 5
2				IRANGE	
Recovery Time <sup>2</sup>		0.5	1.5	μs	
Activation Time <sup>2</sup>		1.5	3	μs	
FOHx, EXTFOHx, EXTMEASILx, EXTMEASIHx, CFFx PINS					
Pin Capacitance <sup>2</sup>		10		pF	
Leakage Current	-3		+3	nA	Individual pin on or off switch leakage, measured with ±11 V stress applied to pin, channel enabled, but tristate
Leakage Current Tempco <sup>2</sup>		±0.01		nA/°C	
MEASVHx PIN					
Pin Capacitance <sup>2</sup>		3		pF	
Leakage Current	-3		+3	nA	Measured with ±11 V stress applied to pin,
Leakage Current Tempco <sup>2</sup>		±0.01		nA/°C	channel enabled, but tristate
SYS_SENSE PIN					SYS_SENSE connected, force amplifier inhibited
Pin Capacitance <sup>2</sup>		3		pF	
Switch Impedance		1	1.3	kΩ	
Leakage Current	-3	·	+3	nA	Measured with ±11 V stress applied to pin, switch off
Leakage Current Tempco <sup>2</sup>		±0.01	. 5	nA/°C	measured mar = 1.1.1 stress applied to pinysmear on
SYS_FORCE PIN					SYS_FORCE connected, force amplifier inhibited
Pin Capacitance <sup>2</sup>		6		pF	
Switch Impedance		60	80	Ω	
Leakage Current	-3		+3	nA	Measured with ±11 V stress applied to pin, switch off
Leakage Current Tempco <sup>2</sup>		±0.01		nA/°C	
COMBINED LEAKAGE AT DUT					Includes FOHx, MEASVHx, SYS_SENSE, SYS_FORCE, EXTMEASILx, EXTMEASIHx, EXTFOHx, and CFFx; calculation of all the individual leakage contributors
Leakage Current	-15		+15	nA	T <sub>1</sub> = 25°C to 70°C
3	-25		+25	nA	T <sub>J</sub> = 25°C to 90°C
Leakage Current Tempco <sup>2</sup>		±0.1		nA/°C	
DUTGNDx PIN					
Voltage Range	-500		+500	mV	
Leakage Current	-30		+30	nA	
MEASOUTx PIN					With respect to AGND
Output Voltage Span		22.5		٧	Software programmable output range
Output Impedance		60	80	Ω	
Output Leakage Current	-3		+3	nA	With SW12 off
Output Capacitance <sup>2</sup>			15	pF	
Maximum Load Capacitance <sup>2</sup>			0.5	μF	
Output Current Drive <sup>2</sup>		2		mA	
Short-Circuit Current	-10		+10	mA	
Slew Rate <sup>2</sup>		2		V/µs	
Enable Time <sup>2</sup>		150	320	ns	Closing SW12, measured from BUSY rising edge
Disable Time <sup>2</sup>		400	1100	ns	Opening SW12, measured from BUSY rising edge
MI to MV Switching Time <sup>2</sup>		200		ns	Measured from BUSY rising edge; does not include
					slewing or settling

Parameter	Min	Typ <sup>1</sup>	Max	Unit	Test Conditions/Comments
GUARDx PIN					
Output Voltage Span		22.5		V	
Output Offset	-10		+10	mV	
Short-Circuit Current	-15		+15	mA	
Maximum Load Capacitance <sup>2</sup>			100	nF	
Output Impedance		85		Ω	
Tristate Leakage Current <sup>2</sup>	-30		+30	nA	When guard amplifier is disabled
Slew Rate <sup>2</sup>		5		V/µs	C <sub>LOAD</sub> = 10 pF
Alarm Activation Time <sup>2</sup>		200		μs	Alarm delayed to eliminate false alarms
FORCE AMPLIFIER <sup>2</sup>					,
Slew Rate		0.4		V/µs	CCOMPx = 100 pF, CFFx = 220 pF, C <sub>LOAD</sub> = 200 pF
Gain Bandwidth		1.3		MHz	CCOMPx = 100 pF, CFFx = 220 pF, C <sub>LOAD</sub> = 200 pF
Max Stable Load Capacitance			10,000	pF	CCOMPx = 100 pF, larger CLOAD requires larger CCOMP
max stable zoud capacitairee			. 0,000	P	capacitor
			100	nF	$CCOMPx = 1 \text{ nF, larger } C_{LOAD} \text{ requires larger } CCOMP$
					capacitor
FV SETTLING TIME TO 0.05% OF FS <sup>2</sup>					Midscale to full-scale change; measured from
					SYNC rising edge, clamps on
±80 mA Range		22	40	μs	CCOMPx = 100 pF, CFFx = 220 pF, C <sub>LOAD</sub> = 200 pF
±2 mA Range		24	40	μs	CCOMPx = 100 pF, CFFx = 220 pF, C <sub>LOAD</sub> = 200 pF
±200 μA Range		40	80	μs	CCOMPx = 100 pF, CFFx = 220 pF, C <sub>LOAD</sub> = 200 pF
±20 μA Range		300		μs	CCOMPx = 100 pF, CFFx = 220 pF, C <sub>LOAD</sub> = 200 pF
±5 μA Range		1400		μs	CCOMPx = 100 pF, CFFx = 220 pF, C <sub>LOAD</sub> = 200 pF
MI SETTLING TIME TO 0.05% OF FS <sup>2</sup>					Midscale to full-scale change; driven from force
52 2 2					amplifier in FV mode, so includes FV settling time;
					measured from SYNC rising edge, clamps on
±80 mA Range		22	40	μs	CCOMPx = 100 pF, CFFx = 220 pF, C <sub>LOAD</sub> = 200 pF
±2 mA Range		24	40	μs	CCOMPx = 100 pF, CFFx = 220 pF, C <sub>LOAD</sub> = 200 pF
±200 μA Range		60	100	μs	CCOMPx = 100 pF, CFFx = 220 pF, C <sub>LOAD</sub> = 200 pF
±20 μA Range		462		μs	$CCOMPx = 100 pF, CFFx = 220 pF, C_{LOAD} = 200 pF$
±5 μA Range		1902		μs	CCOMPx = 100 pF, CFFx = 220 pF, C <sub>LOAD</sub> = 200 pF
FI SETTLING TIME TO 0.05% OF FS <sup>2</sup>					Midscale to full-scale change; measured from
					SYNC rising edge, clamps on
±80 mA Range		24	55	μs	$CCOMPx = 100 pF, C_{LOAD} = 200 pF$
±2 mA Range		24	60	μs	$CCOMPx = 100 pF, C_{LOAD} = 200 pF$
±200 μA Range		50	120	μs	CCOMPx = 100 pF, C <sub>LOAD</sub> = 200 pF
±20 μA Range		450		μs	$CCOMPx = 100 \text{ pF}, C_{LOAD} = 200 \text{ pF}$
±5 μA Range		2700		μs	CCOMPx = 100 pF, C <sub>LOAD</sub> = 200 pF
MV SETTLING TIME TO 0.05% OF FS <sup>2</sup>		2.00		Pro-	Midscale to full-scale change; driven from force
WW SETTEMA TIME TO 0.03 /0 OF TS					amplifier in FV mode, so includes FV settling time;
					measured from SYNC rising edge, clamps on
±80 mA Range		24	55	μs	$CCOMPx = 100 pF, C_{LOAD} = 200 pF$
±2 mA Range		24	60	μs	$CCOMPx = 100 pF, C_{LOAD} = 200 pF$
±200 μA Range		50	120	μs	$CCOMPx = 100 pF, C_{LOAD} = 200 pF$
±20 μA Range		450		μs	$CCOMPx = 100 \text{ pF}, C_{LOAD} = 200 \text{ pF}$
±5 μA Range		2700		μs	CCOMPx = 100 pF, C <sub>LOAD</sub> = 200 pF
DAC SPECIFICATIONS		_, 00		F-2	
Resolution			16	Bits	
Output Voltage Span <sup>2</sup>		22.5	10	V	VREF = 5 V, within a range of $-16.25$ V to $+22.5$ V
Differential Nonlinearity <sup>2</sup>	-1	22.3	+1	LSB	Guaranteed monotonic by design over temperature
COMPARATOR DAC DYNAMIC	-1		#1	LJD	duaranteed monotonic by design over temperature
SPECIFICATIONS <sup>2</sup>					
Output Voltage Settling Time		1		μs	500 mV change to ±½ LSB
Slew Rate		1 5.5			500 mv change to ±72 L5B
				V/µs	
Digital-to-Analog Glitch Energy		20		nV-sec	
Glitch Impulse Peak Amplitude		10		mV	
REFERENCE INPUT					
VREF DC Input Impedance	1	100		ΜΩ	
VREF Input Current	-10	+0.03	+10	μΑ	
VREF Range <sup>2</sup>	2		5	V	1

Parameter	Min	Typ <sup>1</sup>	Max	Unit	Test Conditions/Comments
DIE TEMPERATURE SENSOR					
Accuracy <sup>2</sup>		±7		°C	
Output Voltage at 25°C		1.5		V	
Output Scale Factor <sup>2</sup>		4.6		mV/°C	
Output Voltage Range <sup>2</sup>	0		3	V	
INTERACTION AND CROSSTALK <sup>2</sup>					
DC Crosstalk (FOHx)		0.05	0.65	mV	DC change resulting from a dc change in any DAC in the device, FV and FI modes, $\pm 2$ mA range, $C_{LOAD} = 200$ pF, $R_{LOAD} = 5.6$ k $\Omega$
DC Crosstalk (MEASOUTx)		0.05	0.65	mV	DC change resulting from a dc change in any DAC in the device, MV and MI modes, $\pm 2$ mA range, $C_{LOAD} = 200$ pF, $R_{LOAD} = 5.6$ k $\Omega$
DC Crosstalk Within a Channel		0.05		mV	All channels in FVMI mode, one channel at midscale; measure the current for one channel in the lowest current range for a change in comparator or clamp DAC levels for that PMU
SPI INTERFACE LOGIC INPUTS					
Input High Voltage, V <sub>IH</sub>	1.7/2.0			V	(2.3 V to 2.7 V)/(2.7 V to 5.25 V), JEDEC-compliant input levels
Input Low Voltage, V <sub>IL</sub>			0.7/0.8	V	(2.3 V to 2.7 V)/(2.7 V to 5.25 V), JEDEC-compliant input levels
Input Current, I <sub>INH</sub> , I <sub>INL</sub>	-1		+1	μΑ	
Input Capacitance, C <sub>IN</sub> <sup>2</sup>			10	pF	
CMOS LOGIC OUTPUTS					SDO, CPOx
Output High Voltage, V <sub>он</sub>	DVCC - 0.4			V	
Output Low Voltage, Vol			0.4	V	$I_{OL} = 500  \mu A$
Tristate Leakage Current	-2		+2	μA	SDO, CPOH1/SDO
mstate reality carrent	_1 _1		+1	,	All other output pins
Output Capacitance <sup>2</sup>	-1		10	μA pF	All other output pins
			10	pr	DUCY TAADALAA CCALAA
OPEN-DRAIN LOGIC OUTPUTS					BUSY, TMPALM, CGALM
Output Low Voltage, Vol			0.4	V	$I_{OL} = 500 \mu A$ , $C_{LOAD} = 50 pF$ , $R_{PULLUP} = 1 k\Omega$
Output Capacitance <sup>2</sup>			10	pF	
LVDS INTERFACE LOGIC INPUTS REDUCED RANGE LINK <sup>2</sup>					
Input Voltage Range	875		1575	mV	
Input Differential Threshold	-100		+100	mV	
<b>External Termination Resistance</b>	80	100	120	Ω	
Differential Input Voltage	100			mV	
LVDS INTERFACE LOGIC OUTPUTS REDUCED RANGE LINK					
Output Offset Voltage		1200		mV	
Output Differential Voltage		400		mV	
POWER SUPPLIES					
AVDD	10		28	V	AVDD – AVSS  ≤ 33 V
AVSS	-23		<b>-</b> 5	v	
DVCC	2.3		-5 5.25	ľ	
Alpb	2.3		26	mA	Internal ranges (±5 µA to ±2 mA), excluding load conditions; comparators and guard disabled
Alss	-26			mA	Internal ranges (±5 µA to ±2 mA), excluding load conditions; comparators and guard disabled
$AI_{DD}$			28	mA	Internal ranges (±5 µA to ±2 mA), excluding load conditions; comparators and guard enabled
Alss	-28			mA	Internal ranges (±5 µA to ±2 mA), excluding load conditions; comparators and guard enabled
Aldd			36	mA	External range, excluding load conditions
Alss	-36			mA	External range, excluding load conditions
DIcc			1.5	mA	Z. C. Har range, excidanty load conditions
Maximum Power Dissipation <sup>2</sup>			7	W	Maximum power that should be dissipated in this package under worst-case load conditions; careful consideration should be given to supply selection and thermal design

Parameter	Min Typ <sup>1</sup> Max	Unit	Test Conditions/Comments
Power Supply Sensitivity <sup>2</sup>			From dc to 1 kHz
ΔForced Voltage/ΔAVDD	-80	dB	
ΔForced Voltage/ΔAVSS	-80	dB	
ΔMeasured Current/ΔAVDD	-85	dB	
ΔMeasured Current/ΔAVSS	<b>–75</b>	dB	
ΔForced Current/ΔAVDD	<b>–75</b>	dB	
ΔForced Current/ΔAVSS	<b>–75</b>	dB	
$\Delta$ Measured Voltage/ $\Delta$ AVDD	-85	dB	
$\Delta$ Measured Voltage/ $\Delta$ AVSS	-80	dB	
ΔForced Voltage/ΔDVCC	-90	dB	
ΔMeasured Current/ΔDVCC	-90	dB	
ΔForced Current/ΔDVCC	-90	dB	
ΔMeasured Voltage/ΔDVCC	-90	dB	

### **TIMING CHARACTERISTICS**

 $AVDD \ge 10 \text{ V, } AVSS \le -5 \text{ V, } |AVDD - AVSS| \ge 20 \text{ V and} \le 33 \text{ V, } DVCC = 2.3 \text{ V to } 5.25 \text{ V, } VREF = 5 \text{ V, } T_J = 25^{\circ}C \text{ to } 90^{\circ}C, \text{ unless } T_J = 25^{\circ}C \text{ to } 9$ otherwise noted.

**Table 2. SPI Interface** 

	DVCC, Limit at T <sub>MIN</sub> , T <sub>MAX</sub>				
Parameter 1, 2, 3	2.3 V to 2.7 V	2.7 V to 3.6 V	4.5 V to 5.25 V	Unit	Description
twrite4	1030	735	735	ns min	Single channel update cycle time (X1 register write)
	950	655	655	ns min	Single channel update cycle time (any other register write)
$t_1$	30	20	20	ns min	SCLK cycle time
$t_2$	8	8	8	ns min	SCLK high time
$t_3$	8	8	8	ns min	SCLK low time
$t_4$	10	10	10	ns min	SYNC falling edge to SCLK falling edge setup time
t <sub>5</sub> <sup>4</sup>	150	150	150	ns min	Minimum SYNC high time in write mode after X1 register write (one channel)
	70	70	70	ns min	Minimum SYNC high time in write mode after any other register write
t <sub>6</sub>	10	5	5	ns min	29 <sup>th</sup> SCLK falling edge to SYNC rising edge
t <sub>7</sub>	5	5	5	ns min	Data setup time
t <sub>8</sub>	9	7	4.5	ns min	Data hold time
t <sub>9</sub>	120	75	55	ns max	SYNC rising edge to BUSY falling edge
t <sub>10</sub>					BUSY pulse width low for X1 and some PMU register writes; see Table 17 and Table 18
1 DAC X1	1.65	1.65	1.65	μs max	
2 DAC X1	2.3	2.3	2.3	μs max	
3 DAC X1	2.95	2.95	2.95	μs max	
4 DAC X1	3.6	3.6	3.6	μs max	
Other Registers	270	270	270	ns max	System control register/PMU registers
t <sub>11</sub>	20	20	20	ns min	29 <sup>th</sup> SCLK falling edge to <del>LOAD</del> falling edge
t <sub>12</sub>	20	20	20	ns min	LOAD pulse width low
t <sub>13</sub>	150	150	150	ns min	BUSY rising edge to FOHx output response time
t <sub>14</sub>	0	0	0	ns min	BUSY rising edge to LOAD falling edge
t <sub>15</sub>	100	100	100	ns max	LOAD falling edge to FOHx output response time

<sup>&</sup>lt;sup>1</sup> Typical specifications are at 25°C and nominal supply, ±15.25 V, unless otherwise noted. <sup>2</sup> Guaranteed by design and characterization; not production tested. Tempco values are mean and standard deviation, unless otherwise noted.

	DVCC, Limit at T <sub>MIN</sub> , T <sub>MAX</sub>				
Parameter 1, 2, 3	2.3 V to 2.7 V	2.7 V to 3.6 V	4.5 V to 5.25 V	Unit	Description
t <sub>16</sub>	1.8	1.2	0.9	μs min	RESET pulse width low
t <sub>17</sub>	670	700	750	μs max	RESET time indicated by BUSY low
t <sub>18</sub>	400	400	400	ns min	Minimum SYNC high time in readback mode
t <sub>19</sub> <sup>5, 6</sup>	60	45	25	ns max	SCLK rising edge to SDO valid; DVCC = 5 V to 5.25 V

<sup>&</sup>lt;sup>1</sup> Guaranteed by design and characterization; not production tested.

**Table 3. LVDS Interface** 

	DVCC, Limit at T <sub>MIN</sub> , T <sub>MAX</sub>			
Parameter <sup>1, 2, 3</sup>	2.7 V to 3.6 V	4.5 V to 5.25 V	Unit	Description
t <sub>1</sub>	20	12	ns min	SCLK cycle time
$t_2$	8	5	ns min	SCLK pulse width high and low time
t <sub>3</sub>	3	3	ns min	SYNC to SCLK setup time
t <sub>4</sub>	3	3	ns min	Data setup time
<b>t</b> <sub>5</sub>	5	3	ns min	Data hold time
t <sub>6</sub>	3	3	ns min	SCLK to SYNC hold time
$t_7^4$	45	25	ns min	SCLK rising edge to SDO valid
t <sub>8</sub>	150	150	ns min	Minimum SYNC high time in write mode after
				X1 register write
	70	70	ns min	Minimum SYNC high time in write mode after
				any other register write
	400	400	ns min	Minimum SYNC high time in readback mode

<sup>&</sup>lt;sup>1</sup> Guaranteed by design and characterization; not production tested.

 $<sup>^2</sup>$  All input signals are specified with  $t_{\rm R}=t_{\rm F}=2$  ns (10% to 90% of DVCC) and timed from a voltage level of 1.2 V.  $^3$  See Figure 5 and Figure 6.

<sup>&</sup>lt;sup>4</sup> Writes to more than one X1 register engages the calibration engine for longer times, shown by the BUSY low time, t<sub>10</sub>. Subsequent writes to one or more X1 registers should either be timed or should wait until BUSY returns high (see Figure 56). This is required to ensure that data is not lost or overwritten.

<sup>&</sup>lt;sup>5</sup> t<sub>19</sub> is measured with the load circuit shown in Figure 4.

<sup>&</sup>lt;sup>6</sup> SDO output slows with lower DVCC supply and may require use of a slower SCLK.

 $<sup>^2</sup>$  All input signals are specified with  $t_R = t_F = 2$  ns (10% to 90% of DVCC) and timed from a voltage level of 1.2 V.

<sup>&</sup>lt;sup>3</sup> See Figure 7.

<sup>&</sup>lt;sup>4</sup> SDO output slows with lower DVCC supply and may require use of slower SCLK.

### **Circuit and Timing Diagrams**




Figure 3. Load Circuit for CGALM, TMPALM




Figure 4. Load Circuit for SDO, BUSY Timing Diagram




Figure 5. SPI Write Timing (Write Word Contains 29 Bits)




Figure 6. SPI Read Timing (Readback Word Contains 24 Bits and Can Be Clocked Out with a Minimum of 24 Clock Edges)




Figure 7. LVDS Read and Write Timing (Readback Word Contains 24 Bits and Can Be Clocked Out with a Minimum of 24 Clock Edges)

### **ABSOLUTE MAXIMUM RATINGS**

Table 4.

	1
Parameter	Rating
Supply Voltage, AVDD to AVSS	34 V
AVDD to AGND	−0.3 V to +34 V
AVSS to AGND	+0.3 V to -34 V
VREF to AGND	−0.3 V to +7 V
DUTGND to AGND	AVDD + 0.3 V to AVSS – 0.3 V
REFGND to AGND	AVDD + 0.3 V to AVSS - 0.3 V
DVCC to DGND	−0.3 V to +7 V
AGND to DGND	−0.3 V to +0.3 V
Digital Inputs to DGND	−0.3 V to DVCC + 0.3 V
Analog Inputs to AGND	AVSS – 0.3 V to AVDD + 0.3 V
Storage Temperature Range	−65°C to +125°C
Operating Junction Temperature Range (J Version)	25°C to 90°C
Reflow Soldering	JEDEC Standard (J-STD-020)
Junction Temperature	150°C max

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### THERMAL RESISTANCE

Thermal resistance values are specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 5. Thermal Resistance<sup>1</sup> (JEDEC 4-Layer (1S2P) Board)

Package Type	Airflow (LFPM)	θја	θις	Unit
TQFP Exposed Pad on Bottom			4.8	°C/W
No Heat Sink <sup>2</sup>	0	22.3		°C/W
	200	17.2		°C/W
	500	15.1		°C/W
With Cooling Plate at 45°C3	N/A <sup>4</sup>	5.4	4.8	°C/W
TQFP Exposed Pad on Top			2	°C/W
No Heat Sink <sup>2</sup>	0	42.4		°C/W
	200	37.2		°C/W
	500	35.7		°C/W
With Cooling Plate at 45°C <sup>3</sup>	N/A <sup>4</sup>	3.0	2	°C/W

<sup>&</sup>lt;sup>1</sup> The information in this section is based on simulated thermal information.

### **ESD CAUTION**




**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

<sup>&</sup>lt;sup>2</sup> These values apply to the package with no heat sink attached. The actual thermal performance of the package depends on the attached heat sink and environmental conditions.

<sup>&</sup>lt;sup>3</sup> Natural convection at 55°C ambient. Assumes perfect thermal contact between the cooling plate and the exposed paddle.

<sup>&</sup>lt;sup>4</sup> N/A means not applicable.

# PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



NOTES

1. THE EXPOSED PAD IS INTERNALLY ELECTRICALLY CONNECTED TO AVSS. FOR ENHANCED THERMAL, ELECTRICAL, AND BOARD LEVEL PERFORMANCE, THE EXPOSED PADDLE ON THE BOTTOM OF THE PACKAGE SHOULD BE SOLDERED TO A CORRESPONDING THERMAL LAND PADDLE ON THE PCB.

Figure 8. Pin Configuration, Exposed Pad on Bottom

**Table 6. Pin Function Descriptions** 

Pin No.	Mnemonic	Description
	Exposed pad	The exposed pad is internally electrically connected to AVSS. For enhanced thermal, electrical, and board level performance, the exposed paddle on the bottom of the package should be soldered to a corresponding thermal land paddle on the PCB.
1, 20, 41, 60, 74	AVDD	Positive Analog Supply Voltage.
2	CFF0	External Capacitor for Channel 0. This pin optimizes the stability and settling time performance of the force amplifier when in force voltage mode. See the Compensation Capacitors section.
3	CCOMP0	Compensation Capacitor Input for Channel 0. See the Compensation Capacitors section.
4	EXTMEASIH0	Sense Input (High Sense) for High Current Range (Channel 0).
5	EXTMEASIL0	Sense Input (Low Sense) for High Current Range (Channel 0).
6	FOH0	Force Output for Internal Current Ranges (Channel 0).
7	GUARD0	Guard Output Drive for Channel 0.
8	GUARDINO/ DUTGND0	Guard Amplifier Input for Channel 0/DUTGND Input for Channel 0. This dual function pin is configured via the serial interface. The default function at power-on is GUARDINO. If this pin is configured as a DUTGND input for the channel, the input to the guard amplifier is internally connected to MEASVHO. For more information, see the Device Under Test Ground (DUTGND) section and the Guard Amplifier section.
9	MEASVH0	DUT Voltage Sense Input (High Sense) for Channel 0.
10, 11, 50, 51, 69	AGND	Analog Ground. These pins are the reference points for the analog supplies and the measure circuitry.
12	MEASVH2	DUT Voltage Sense Input (High Sense) for Channel 2.

Pin No.	Mnemonic	Description
13	GUARDIN2/ DUTGND2	Guard Amplifier Input for Channel 2/DUTGND Input for Channel 2. This dual function pin is configured via the serial interface. The default function at power-on is GUARDIN2. If this pin is configured as a DUTGND input for the channel, the input to the guard amplifier is internally connected to MEASVH2. For more information, see the Device Under Test Ground (DUTGND) section and the Guard Amplifier section.
14	GUARD2	Guard Output Drive for Channel 2.
15	FOH2	Force Output for Internal Current Ranges (Channel 2).
16	EXTMEASIL2	Sense Input (Low Sense) for High Current Range (Channel 2).
17	EXTMEASIH2	Sense Input (High Sense) for High Current Range (Channel 2).
18	CCOMP2	Compensation Capacitor Input for Channel 2. See the Compensation Capacitors section.
19	CFF2	External Capacitor for Channel 2. This pin optimizes the stability and settling time performance of the force amplifier when in force voltage mode. See the Compensation Capacitors section.
21	EXTFOH2	Force Output for High Current Range (Channel 2). Use an external resistor at this pin for current ranges up to ±80 mA. For more information, see the Current Range Selection section.
22, 39, 62, 67, 79	AVSS	Negative Analog Supply Voltage.
23	BUSY	Digital Input/Open-Drain Output. This pin indicates the status of the interface. See the BUSY and LOAD Functions section for more information.
24	SCLK	Serial Clock Input, Active Falling Edge. Data is clocked into the shift register on the falling edge of SCLK. This pin operates at clock speeds up to 50 MHz.
25	CPOL0/SCLK	Comparator Output Low (Channel 0) for SPI Interface/Differential Serial Clock Input (Complement) for LVDS Interface.
26	CPOH0/SDI	Comparator Output High (Channel 0) for SPI Interface/Differential Serial Data Input (Complement) for LVDS Interface.
27	SDI	Serial Data Input for SPI or LVDS Interface.
28	SYNC	Active Low Frame Synchronization Input for SPI or LVDS Interface.
29	CPOL1/SYNC	Comparator Output Low (Channel 1) for SPI Interface/Differential SYNC Input for LVDS Interface.
30	DGND	Digital Ground Reference Point.
31	CPOH1/SDO	Comparator Output High (Channel 1) for SPI Interface/Differential Serial Data Output (Complement) for LVDS Interface.
32	SDO	Serial Data Output for SPI or LVDS Interface. This pin can be used for data readback and diagnostic purposes.
33	LOAD	Logic Input (Active Low). This pin synchronizes updates within one device or across a group of devices. If synchronization is not required, LOAD can be tied low; in this case, DAC channels and PMU modes are updated immediately after BUSY goes high. See the BUSY and LOAD Functions section for more information.
34	DVCC	Digital Supply Voltage.
35	CPOL2/CPO0	Comparator Output Low (Channel 2) for SPI Interface/Comparator Output Window (Channel 0) for LVDS Interface.
36	CPOH2/CPO1	Comparator Output High (Channel 2) for SPI Interface/Comparator Output Window (Channel 1) for LVDS Interface.
37	CPOL3/CPO2	Comparator Output Low (Channel 3) for SPI Interface/Comparator Output Window (Channel 2) for LVDS Interface.
38	CPOH3/CPO3	Comparator Output High (Channel 3) for SPI Interface/Comparator Output Window (Channel 3) for LVDS Interface.
40	EXTFOH3	Force Output for High Current Range (Channel 3). Use an external resistor at this pin for current ranges up to ±80 mA. For more information, see the Current Range Selection section.
42	CFF3	External Capacitor for Channel 3. This pin optimizes the stability and settling time performance of the force amplifier when in force voltage mode. See the Compensation Capacitors section.
43	CCOMP3	Compensation Capacitor Input for Channel 3. See the Compensation Capacitors section.
44	EXTMEASIH3	Sense Input (High Sense) for High Current Range (Channel 3).
45	EXTMEASIL3	Sense Input (Low Sense) for High Current Range (Channel 3).
46	FOH3	Force Output for Internal Current Ranges (Channel 3).
47	GUARD3	Guard Output Drive for Channel 3.
48	GUARDIN3/ DUTGND3	Guard Amplifier Input for Channel 3/DUTGND Input for Channel 3. This dual function pin is configured via the serial interface. The default function at power-on is GUARDIN3. If this pin is configured as a DUTGND input for the channel, the input to the guard amplifier is internally connected to MEASVH3. For more information, see the Device Under Test Ground (DUTGND) section and the Guard Amplifier section.

Pin No.	Mnemonic	Description
49	MEASVH3	DUT Voltage Sense Input (High Sense) for Channel 3.
52	MEASVH1	DUT Voltage Sense Input (High Sense) for Channel 1.
53	GUARDIN1/ DUTGND1	Guard Amplifier Input for Channel 1/DUTGND Input for Channel 1. This dual function pin is configured via the serial interface. The default function at power-on is GUARDIN1. If this pin is configured as a DUTGND input for the channel, the input to the guard amplifier is internally connected to MEASVH1. For more information, see the Device Under Test Ground (DUTGND) section and the Guard Amplifier section.
54	GUARD1	Guard Output Drive for Channel 1.
55	FOH1	Force Output for Internal Current Ranges (Channel 1).
56	EXTMEASIL1	Sense Input (Low Sense) for High Current Range (Channel 1).
57	EXTMEASIH1	Sense Input (High Sense) for High Current Range (Channel 1).
58	CCOMP1	Compensation Capacitor Input for Channel 1. See the Compensation Capacitors section.
59	CFF1	External Capacitor for Channel 1. This pin optimizes the stability and settling time performance of the force amplifier when in force voltage mode. See the Compensation Capacitors section.
61	EXTFOH1	Force Output for High Current Range (Channel 1). Use an external resistor at this pin for current ranges up to ±80 mA. For more information, see the Current Range Selection section.
63	MEASOUT3	Multiplexed DUT Voltage, Current Sense Output, Temperature Sensor Voltage for Channel 3. This pin is referenced to AGND.
64	MEASOUT2	Multiplexed DUT Voltage, Current Sense Output, Temperature Sensor Voltage for Channel 2. This pin is referenced to AGND.
65	MEASOUT1	Multiplexed DUT Voltage, Current Sense Output, Temperature Sensor Voltage for Channel 1. This pin is referenced to AGND.
66	MEASOUT0	Multiplexed DUT Voltage, Current Sense Output, Temperature Sensor Voltage for Channel 0. This pin is referenced to AGND.
68	SYS_FORCE	External Force Signal Input. This pin enables the connection of the system PMU.
70	SYS_SENSE	External Sense Signal Output. This pin enables the connection of the system PMU.
71	REFGND	Accurate Analog Reference Input Ground.
72	VREF	Reference Input for DAC Channels (5 V for specified performance).
73	DUTGND	DUT Voltage Sense Input (Low Sense). By default, this input is shared among all four PMU channels. If a DUTGND input is required for each channel, the user can configure the GUARDINx/DUTGNDx pins as DUTGND inputs for each PMU channel.
75	SPI/LVDS	Interface Select Pin. Logic low selects SPI-compatible interface mode; logic high selects LVDS interface mode. This pin has a pull-down current source ( $\sim$ 350 $\mu$ A). In LVDS interface mode, the CPOHx and CPOLx pins default to differential interface pins.
76	CGALM	Open-Drain Output for Guard and Clamp Alarms. This open-drain pin provides shared alarm information about the guard amplifier and clamp circuitry. By default, this output pin is disabled. The system control register allows the user to enable this function and to set the open-drain output as a latched output. The user can also choose to enable alarms for the guard amplifier, the clamp circuitry, or both. When this pin flags an alarm, the origins of the alarm can be determined by reading back the alarm status register. Two flags per channel in this word (one latched, one unlatched) indicate which function caused the alarm and whether the alarm is still present.
77	TMPALM	Open-Drain Output for Temperature Alarm. This latched, active low, open-drain output flags a temperature alarm to indicate that the junction temperature has exceeded the default temperature setting (130°C) or the user programmed temperature setting. Two flags in the alarm status register (one latched, one unlatched) indicate whether the temperature has dropped below 130°C or remains above 130°C. User action is required to clear this latched alarm flag by writing to the clear bit (Bit 6) in any of the PMU registers.
78	RESET	Digital Reset Input. This active low, level sensitive input resets all internal nodes on the device to their power-on reset values.
80	EXTFOH0	Force Output for High Current Range (Channel 0). Use an external resistor at this pin for current ranges up to ±80 mA. For more information, see the Current Range Selection section.




Figure 9. Pin Configuration, Exposed Pad on Top

**Table 7. Pin Function Descriptions** 

Pin No.	Mnemonic	Description
<u>,                                      </u>	Exposed pad	The exposed pad is electrically connected to AVSS.
1	EXTFOH0	Force Output for High Current Range (Channel 0). Use an external resistor at this pin for current ranges up to ±80 mA. For more information, see the Current Range Selection section.
2, 14, 19, 42, 59	AVSS	Negative Analog Supply Voltage.
3	RESET	Digital Reset Input. This active low, level sensitive input resets all internal nodes on the device to their power-on reset values.
4	TMPALM	Open-Drain Output for Temperature Alarm. This latched, active low, open-drain output flags a temperature alarm to indicate that the junction temperature has exceeded the default temperature setting (130°C) or the user programmed temperature setting. Two flags in the alarm status register (one latched, one unlatched) indicate whether the temperature has dropped below 130°C or remains above 130°C. User action is required to clear this latched alarm flag by writing to the clear bit (Bit 6) in any of the PMU registers.
5	CGALM	Open-Drain Output for Guard and Clamp Alarms. This open-drain pin provides shared alarm information about the guard amplifier and clamp circuitry. By default, this output pin is disabled. The system control register allows the user to enable this function and to set the open-drain output as a latched output. The user can also choose to enable alarms for the guard amplifier, the clamp circuitry, or both. When this pin flags an alarm, the origins of the alarm can be determined by reading back the alarm status register. Two flags per channel in this word (one latched, one unlatched) indicate which function caused the alarm and whether the alarm is still present.

Pin No.	Mnemonic	Description
6	SPI/LVDS	Interface Select Pin. Logic low selects SPI-compatible interface mode; logic high selects LVDS interface mode. This pin has a pull-down current source ( $\sim$ 350 $\mu$ A). In LVDS interface mode, the CPOHx and CPOLx pins default to differential interface pins.
7, 21, 40, 61, 80	AVDD	Positive Analog Supply Voltage.
8	DUTGND	DUT Voltage Sense Input (Low Sense). By default, this input is shared among all four PMU channels. If a DUTGND input is required for each channel, the user can configure the GUARDINx/DUTGNDx pins as DUTGND inputs for each PMU channel.
9	VREF	Reference Input for DAC Channels. 5 V for specified performance.
10	REFGND	Accurate Analog Reference Input Ground.
11	SYS_SENSE	External Sense Signal Output. This pin enables the connection of the system PMU.
12, 30, 31, 70, 71	AGND	Analog Ground. These pins are the reference points for the analog supplies and the measure circuitry.
13	SYS_FORCE	External Force Signal Input. This pin enables the connection of the system PMU.
15	MEASOUT0	Multiplexed DUT Voltage, Current Sense Output, Temperature Sensor Voltage for Channel 0. This pin is referenced to AGND.
16	MEASOUT1	Multiplexed DUT Voltage, Current Sense Output, Temperature Sensor Voltage for Channel 1. This pin is referenced to AGND.
17	MEASOUT2	Multiplexed DUT Voltage, Current Sense Output, Temperature Sensor Voltage for Channel 2. This pin is referenced to AGND.
18	MEASOUT3	Multiplexed DUT Voltage, Current Sense Output, Temperature Sensor Voltage for Channel 3. This pin is referenced to AGND.
20	EXTFOH1	Force Output for High Current Range (Channel 1). Use an external resistor at this pin for current ranges up to ±80 mA. For more information, see the Current Range Selection section.
22	CFF1	External Capacitor for Channel 1. This pin optimizes the stability and settling time performance of the force amplifier when in force voltage mode. See the Compensation Capacitors section.
23	CCOMP1	Compensation Capacitor Input for Channel 1. See the Compensation Capacitors section.
24	EXTMEASIH1	Sense Input (High Sense) for High Current Range (Channel 1).
25	EXTMEASIL1	Sense Input (Low Sense) for High Current Range (Channel 1).
26	FOH1	Force Output for Internal Current Ranges (Channel 1).
27	GUARD1	Guard Output Drive for Channel 1.
28	GUARDIN1/ DUTGND1	Guard Amplifier Input for Channel 1/DUTGND Input for Channel 1. This dual function pin is configured via the serial interface. The default function at power-on is GUARDIN1. If this pin is configured as a DUTGND input for the channel, the input to the guard amplifier is internally connected to MEASVH1. For more information, see the Device Under Test Ground (DUTGND) section and the Guard Amplifier section.
29	MEASVH1	DUT Voltage Sense Input (High Sense) for Channel 1.
32	MEASVH3	DUT Voltage Sense Input (High Sense) for Channel 3.
33	GUARDIN3/ DUTGND3	Guard Amplifier Input for Channel 3/DUTGND Input for Channel 3. This dual function pin is configured via the serial interface. The default function at power-on is GUARDIN3. If this pin is configured as a DUTGND input for the channel, the input to the guard amplifier is internally connected to MEASVH3. For more information, see the Device Under Test Ground (DUTGND) section and the Guard Amplifier section.
34	GUARD3	Guard Output Drive for Channel 3.
35	FOH3	Force Output for Internal Current Ranges (Channel 3).
36	EXTMEASIL3	Sense Input (Low Sense) for High Current Range (Channel 3).
37	EXTMEASIH3	Sense Input (High Sense) for High Current Range (Channel 3).
38	CCOMP3	Compensation Capacitor Input for Channel 3. See the Compensation Capacitors section.
39	CFF3	External Capacitor for Channel 3. This pin optimizes the stability and settling time performance of the force amplifier when in force voltage mode. See the Compensation Capacitors section.
41	EXTFOH3	Force Output for High Current Range (Channel 3). Use an external resistor at this pin for current ranges up to ±80 mA. For more information, see the Current Range Selection section.
43	CPOH3/CPO3	Comparator Output High (Channel 3) for SPI Interface/Comparator Output Window (Channel 3) for LVDS Interface.
44	CPOL3/CPO2	Comparator Output Low (Channel 3) for SPI Interface/Comparator Output Window (Channel 2) for LVDS Interface.
45	CPOH2/CPO1	Comparator Output High (Channel 2) for SPI Interface/Comparator Output Window (Channel 1) for LVDS Interface.

Pin No.	Mnemonic	Description
46	CPOL2/CPO0	Comparator Output Low (Channel 2) for SPI Interface/Comparator Output Window (Channel 0) for LVDS Interface.
47	DVCC	Digital Supply Voltage.
48	LOAD	Logic Input (Active Low). This pin synchronizes updates within one device or across a group of devices. If synchronization is not required, LOAD can be tied low; in this case, DAC channels and PMU modes are updated immediately after BUSY goes high. See the BUSY and LOAD Functions section for more information.
49	SDO	Serial Data Output for SPI or LVDS Interface. This pin can be used for data readback and diagnostic purposes.
50	CPOH1/SDO	Comparator Output High (Channel 1) for SPI Interface/Differential Serial Data Output (Complement) for LVDS Interface.
51	DGND	Digital Ground Reference Point.
52	CPOL1/SYNC	Comparator Output Low (Channel 1) for SPI Interface/Differential SYNC Input for LVDS Interface.
53	SYNC	Active Low Frame Synchronization Input for SPI or LVDS Interface.
54	SDI	Serial Data Input for SPI or LVDS Interface.
55	CPOH0/SDI	Comparator Output High (Channel 0) for SPI Interface/Differential Serial Data Input (Complement) for LVDS Interface.
56	CPOL0/SCLK	Comparator Output Low (Channel 0) for SPI Interface/Differential Serial Clock Input (Complement) for LVDS Interface.
57	SCLK	Serial Clock Input, Active Falling Edge. Data is clocked into the shift register on the falling edge of SCLK. This pin operates at clock speeds up to 50 MHz.
58	BUSY	Digital Input/Open-Drain Output. This pin indicates the status of the interface. See the BUSY and LOAD Functions section for more information.
60	EXTFOH2	Force Output for High Current Range (Channel 2). Use an external resistor at this pin for current ranges up to ±80 mA. For more information, see the Current Range Selection section.
62	CFF2	External Capacitor for Channel 2. This pin optimizes the stability and settling time performance of the force amplifier when in force voltage mode. See the Compensation Capacitors section.
63	CCOMP2	Compensation Capacitor Input for Channel 2. See the Compensation Capacitors section.
64	EXTMEASIH2	Sense Input (High Sense) for High Current Range (Channel 2).
65	EXTMEASIL2	Sense Input (Low Sense) for High Current Range (Channel 2).
66	FOH2	Force Output for Internal Current Ranges (Channel 2).
67	GUARD2	Guard Output Drive for Channel 2.
68	GUARDIN2/ DUTGND2	Guard Amplifier Input for Channel 2/DUTGND Input for Channel 2. This dual function pin is configured via the serial interface. The default function at power-on is GUARDIN2. If this pin is configured as a DUTGND input for the channel, the input to the guard amplifier is internally connected to MEASVH2. For more information, see the Device Under Test Ground (DUTGND) section and the Guard Amplifier section.
69	MEASVH2	DUT Voltage Sense Input (High Sense) for Channel 2.
72	MEASVH0	DUT Voltage Sense Input (High Sense) for Channel 0.
73	GUARDINO/ DUTGND0	Guard Amplifier Input for Channel 0/DUTGND Input for Channel 0. This dual function pin is configured via the serial interface. The default function at power-on is GUARDINO. If this pin is configured as a DUTGND input for the channel, the input to the guard amplifier is internally connected to MEASVHO. For more information, see the Device Under Test Ground (DUTGND) section and the Guard Amplifier section.
74	GUARD0	Guard Output Drive for Channel 0.
75	FOH0	Force Output for Internal Current Ranges (Channel 0).
76	EXTMEASIL0	Sense Input (Low Sense) for High Current Range (Channel 0).
77	EXTMEASIH0	Sense Input (High Sense) for High Current Range (Channel 0).
78	CCOMP0	Compensation Capacitor Input for Channel 0. See the Compensation Capacitors section.
79	CFF0	External Capacitor for Channel 0. This pin optimizes the stability and settling time performance of the force amplifier when in force voltage mode. See the Compensation Capacitors section.

# TYPICAL PERFORMANCE CHARACTERISTICS




Figure 10. Force Voltage Linearity vs. Code, All Ranges, 1 LSB = 0.0015% FSR (20 V FSR)




Figure 11. Force Current Linearity vs. Code, All Ranges, 1 LSB = 0.0015% FSR (20 V FSR)




Figure 12. Measure Voltage Linearity vs. Code, All Ranges, 1 LSB = 0.0015% FSR (20 V FSR), MEASOUTx Gain = 1




Figure 13. Measure Voltage Linearity vs. Code, All Ranges, MEASOUTx Gain = 0.2




Figure 14. Measure Current Linearity vs. Code, All Ranges, 1 LSB = 0.0015% FSR (20 V FSR), MI Gain = 10, MEASOUTx Gain = 1




Figure 15. Measure Current Linearity vs. Code, All Ranges, MEASOUTx Gain = 0.2, MI Gain = 10




Figure 16. Measure Current Linearity vs. Code, All Ranges, MEASOUTx Gain = 0.2, MI Gain = 5




Figure 17. Leakage Current vs. Temperature (Stress Voltage = 0 V)




Figure 18. Leakage Current vs. Temperature (Stress Voltage = 12 V)




Figure 19. Leakage Current vs. Temperature (Stress Voltage = -12 V)




Figure 20. Leakage Current vs. Stress Voltage




Figure 21. ACPSRR at FOHx in Force Voltage Mode vs. Frequency




Figure 22. ACPSRR at FOHx in Force Current Mode vs. Frequency (MI Gain = 10)




Figure 23. ACPSRR at FOHx in Force Current Mode vs. Frequency (MI Gain = 5)




Figure 24. ACPSRR at MEASOUTx in Measure Voltage Mode vs. Frequency (MEASOUT Gain = 1)




Figure 25. ACPSRR at MEASOUTx in Measure Voltage Mode vs. Frequency (MEASOUT Gain = 0.2)




Figure 26. ACPSRR at MEASOUTx in Measure Current Mode vs. Frequency (MI Gain = 10, MEASOUT Gain = 1)




Figure 27. ACPSRR at MEASOUTx in Measure Current Mode vs. Frequency (MI Gain = 5, MEASOUT Gain = 1)